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This work makes a contribution to the study of the main and frequently used 
transformer-isolated converters and inverters. It starts by highlighting some of their 
major drawbacks and solutions are suggested to these drawbacks in order to improve 
power-converter performance. In particular the shortcoming of obtaining flux 
imbalance in push-pull dc/dc converters is investigated. High-frequency techniques 
were applied to transformer-isolated dc/ac inverters, and a review of low- and high- 
frequency transformation methods was performed. As a result of this survey, the best 
option, a low-frequency full-bridge dc/ac inverter, was designed and thoroughly 
investigated.
The effect of the main parasitic elements, such as stray and magnetizing inductance, 
equivalent series resistance in capacitors, ESR, on the performance of switch-mode 
power converters has been examined and to some extent taken into account.
In addition to examining transformer-isolated dc/dc and dc/ac converters practically, 
many component, circuit and system simulations have been performed and are used 
throughout this work to show typical waveforms and to verify the validity of methods 
of overcoming component, circuit and system problems. PSPICE simulation problems 
also had to be overcome, and methods for eliminating or reducing these problems 
have been examined. The MATLAB dynamic system simulator is suggested as an 
alternative to PSPICE in some situations where PSPICE is more difficult to use. The 
advantages of MATLAB compared to PSPICE are presented.
Particular attention has been paid to single- and three-phase transformer function and 
modeling both in PSPICE and MATLAB, and the simulation of transformer-isolated 
dc/dc converters in MATLAB has also been discussed. Finally, the operating changes 
in the junction and case temperature of power semiconductors have been modeled. 
This necessitated the precise modeling of the effects of MOSFET non-linear 
capacitances to accurately model switching loss effects, and the setting up of dynamic 
thermal models using power semiconductor device thermal-impedance curves.
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Chapter One
INTRODUCTION
In low power applications, relatively simple and easy-to-design linear power supplies 
are used, where a transformer followed by a rectifier, a regulator and a filter 
constitute the whole power supply. This configuration is shown in a block diagram 
form in Fig. 1-1.
Above 50 W or so, and especially in applications where low weight, size and high 
efficiency are essential, linear power converters become less attractive. The reason 
for this lies in the necessity for an expensive and heavy mains frequency transformer, 
which adds great weight and volume to the converter. Another reason is the 
inherently inefficient method of operation which results in high power loss in the 
linear regulator, and thus relatively high heatsink volume, especially if the input 
voltage range is wide and the output current is high. Above 50 W, switch-mode 
regulators are usually employed to give lighter, more compact power supply systems, 
because they operate at much higher power conversion efficiency and high internal 
switching-frequency, which allows the use of much smaller heatsinks and wound 
components.
The principle of operation of a SMPS (switch-mode power supply, see Fig. 1-2) can 
be briefly described as follows:
If the input voltage is supplied from the mains, it is directly rectified by a bridge 
rectifier and filtered to obtain a low ripple d.c. supply for the dc/dc converter. If the 
input source is already a d.c. voltage, it can be directly applied to the converter. This 
d.c. input voltage is switched at high frequency (usually above the audible frequency
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range, >20kHz) and the output is regulated by varying the output pulse duty-ratio. 
The resulting pulsed voltage is then filtered to obtain the desired d.c. output voltage. 
A portion of the output voltage is taken as a feedback signal and compared with a 
stable voltage reference, Vref- The error is used to regulate power switch conduction 
duty-ratio, via the controller and PWM modulator, to keep the output at the constant 
or varying demand level set by Vref-
Over the last three decades, the rapid advances in electronic components 
miniaturization, especially in space and communication applications, have led to an 
ever increasing need for smaller size, lower weight and higher efficiency power 
converters. This requires the use of higher switching frequency (>100kHz) which 
allows smaller wound components, such as transformers and inductors, and also 
smaller filter capacitors to be used. Power conversion efficiency has also been 
improved by power device and circuit developments to allow heatsink volume to be 
similarly reduced. As a result of this, and the intensive research and development in 
switching power converter, tens of dc/dc and dc/ac converter topologies have been 
developed, each of which come with inherent problems. Therefore, each topology 
has certain applications and cannot be used in others. Some are used for high power, 
others for off-line applications and some are used when multiple output voltages are 
required. Therefore, before a dc/dc converter is designed, all or some of the 
following parameters should be considered to achieve the optimum design for a 
certain application:
Output power range, current and voltage ratings, isolation requirements, input 
voltage range, number and levels of output voltages, power loss and efficiency, 
output voltage ripple, voltage and current protection requirements, EMI, line and load 
regulation, stability, reliability, input current harmonics, weight, size and cost.
Attempts are continually being made to improve the performance of power converter 
topologies through looking at their main drawbacks and finding solutions to eliminate 
these or reduce their negative effects.
Switching power converters, in general, can be divided into two broad categories, 
namely isolated and non-isolated power converters.
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Switching power converters, in general, can be divided into two broad categories, 
namely isolated and non-isolated power converters.
Non-isolated topologies, such as buck, boost, buck-boost and polarity inverting 
converters do not use power transformers for isolation purposes. In most of these 
topologies, the output and input grounds are the same, and are used in applications 
where the input voltage is within the safety range, i.e. <(60-70)V, or in applications 
where the user has no access to the output voltage, in which case no isolation is 
required even if the input and/or output voltages are outside the safety range. These 
topologies are not considered in this report.
Isolated switch-mode power converters, on the other hand, are the most common 
topologies and are extensively used in power electronics applications. The isolation 
between the input and output is required for the following reasons:
1. Most power converter circuits require multiple output voltages which may be 
different, have different polarities and/or referenced to different points in the 
circuit. In this case, the only isolation element to use is a transformer with 
multiple secondary windings.
2. Galvanic isolation is a safety requirement when power converters are operating 
from a 120-240 V mains supply. This is necessary to keep the low voltage 
outputs well away from the high voltage input and to allow the output to be 
earthed.
3. When the output voltages are widely different from the input voltage, basic non­
isolated dc/dc converters are not used: they do not operate so efficiently or 
predictably under these conditions. In this case, the tums-ratio of the isolation 
transformer can be selected to obtain the desired outputs.
The only isolating element available in power applications is the transformer, despite 
the drawbacks resulting from its use, and the difficulties facing the designer when 
designing or modelling transformers. Although the birth of the transformer 
revolutionised electrical systems, a second and perhaps more important revolution 
will occur when the transformer disappears and is replaced by a small-size, low-
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avoid or escape from fully understanding and mastering the function of the 
transformer. This starts from the basic principles of magnetism to magnetic core 
properties including non-linearity and saturation, to transformer design procedure, 
and finally to the construction of transformers, which plays a big role in switch-mode 
power supply behaviour.
Mastering transformer design and construction is not the only requirement which the 
designer confronts, but transformer modelling is another important and perhaps more 
difficult issue which is raised when isolated dc/dc converters simulation is considered. 
In this case, a full understanding of transformer non-linear behaviour, such as 
hysteresis and saturation, is required, especially if a numerical simulator such as 
MATLAB is used for circuit simulation. Therefore, the power converter designer 
should grasp the subject of transformer design, construction and modelling. The 
difficulty of modelling transformers stems from the fact that no single equation 
describing their behaviour exists, since each future flux density working point 
depends on, among other parameters, the history of the core, i.e. the previous 
working points.
This work makes a contribution to the study of the main and frequently used 
transformer-isolated converters and inverters, starting by highlighting some of their 
major drawbacks and suggesting solutions to these drawbacks in order to improve 
their performance, applying high-frequency techniques to transformer-isolated dc/ac 
inverters, and ending with a comparison of low- and high-frequency dc/ac inverters.
In addition to examining transformer-isolated dc/dc and dc/ac converters practically, 
comprehensive simulation is used throughout this work to show typical waveforms 
and to verify the validity of the presented solutions to the existing problems. 
Therefore, particular attention has been paid to single- and three-phase transformer 
function and modelling in PSPICE and MATLAB.
A statistical analysis of switching power supply design process has suggested that 
50% of electrical faults that are discovered during the product realization process 
could be detected by circuit simulation [1]. Errors can be corrected before the
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A statistical analysis of switching power supply design process has suggested that 
50% of electrical faults that are discovered during the product realization process 
could be detected by circuit simulation [1]. Errors can be corrected before the 
prototype is developed, thus eliminating a non-value-added design iteration. 
Simulation provides a means of understanding new developments and comparing 
them with existing methods. Oversimplifying simulated circuits often gives results 
which are usually far from reality. Overcomplicating them, on the other hand, gives 
very accurate results, but has the disadvantages of complexity and long simulation 
time. Therefore, careful judgment should be exercised in selecting the complexity of 
the simulated circuit such that it gives sufficiently realistic waveforms to understand 
the new improvement within an acceptable computation times, and without a need for 
lengthy empirical data collection.
This report has been divided into several chapters to simplify understanding the 
contents of the work.
Chapter Two presents a brief introduction to some of the transformer-isolated 
switch-mode power converter topologies. This includes push-pull, flyback, half­
bridge and full-bridge circuits. This chapter helps to understand the principle of 
operation of each topology, by showing the main circuit diagrams and typical 
waveforms, and then highlights the main drawbacks of each topology. Forward 
converters, including single-ended, double-ended and interleaved forward converters, 
have been studied separately in Chapter Three. In this chapter, the effect of the reset- 
winding turns on the peak primary-current and voltage stress on the power switches 
in single-ended forward converters has been analyzed and supported by new graphs. 
A method of eliminating the drive transformer from double-ended forward converters 
is first simulated and then practically tested. The effect of the output voltage and 
load current on the limitations of this method is also discussed.
Chapter Four discusses the main problems in push-pull dc/dc converters, in particular 
the major shortcoming of flux imbalance which is usually encountered in these
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While considering push-pull circuits, a study is conducted in Chapter Five to examine 
the use of three-phase transformers in push-pull dc/dc converters, in an attempt to 
utilize the advantages of the three-phase transformers. The limitations of this new 
topology are discussed and a conclusion of using such technique in dc/dc converters 
is drawn.
Chapter Six presents high-frequency dc/ac inverters as alternatives to the low- 
frequency inverters which use bulky laminated steel transformers. The high- 
frequency dc/ac inverter technique has been applied to the converter topologies 
discussed in Chapters Two and Three. Power-device current and voltage ratings 
have been evaluated for each low- and high-frequency inverter topologies. 
Power-semiconductor switch and diode power-losses, i.e. switching and conduction 
power-losses, have been estimated for all the dc/ac inverter topologies in Chapter 
Seven, which gives design examples for different dc/ac inverters using low- and high- 
frequency techniques.
As a result of this study, it has been shown that low- and high-frequency full-bridge 
inverters offer the maximum efficiency compared to all other topologies. A low- 
frequency full-bridge inverter, therefore, was designed and thoroughly investigated in 
Chapter Eight. The effect of dv/dt on the power switches, which is one of the main 
reasons that causes switch failure in these inverters has been studied. In this chapter, 
a special section has been devoted to study the effect of the snubber resistor values in 
full-bridge inverters and converters on the power loss in these resistors. The effect of 
transformer interwinding capacitance is also investigated, and a method to reduce this 
effect is first simulated and then applied to the inverter.
Chapter Nine presents the effect of the main parasitic elements, such as stray and 
magnetizing inductance, ESR (equivalent series resistance of capacitors), on the 
performance of switch-mode power converters, and describes how these effects can 
be reduced. An ESR measurement circuit has been designed, constructed and is 
briefly discussed.
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Comprehensive circuit simulation using PSPICE was conducted for almost all dc/dc 
and dc/ac converters studied in this work, during which a lot of experience in 
simulating electrical circuits, especially switching power circuits, was gained. To 
make it easier for other PSPICE users, PSPICE problems have been highlighted in 
Chapter Ten, and methods for eliminating or reducing these problems have been 
examined. The MATLAB dynamic system simulator is suggested as an alternative to 
PSPICE in some situations where PSPICE is more difficult to use. The advantages of 
MATLAB compared to PSPICE in such cases are also presented.
Since this work primarily concentrates on transformer-isolated switch-mode power 
converters, much time has been spent on single- and three-phase transformer 
modelling to help with simulating transformer-isolated power converters. The most 
important and difficult part is core hysteresis modelling in MATLAB which is 
discussed in Chapter Eleven. Chapter Twelve discusses PSPICE and MATLAB single­
phase transformer modelling, and shows the effect of remanent flux in transformers 
and how the steady-state flux can be quickly established when simulating single- and 
three-phase transformers in PSPICE.
After modelling single-phase transformers in MATLAB, simulation of transformer- 
isolated dc/dc converters in MATLAB have been discussed in Chapter Thirteen. Since 
three-phase transformers have the advantages of reduced size and weight and, hence, 
less cost over three single-phase transformers that have the same power capabilities, 
Chapter Fourteen is devoted to three-phase transformers operation and modelling. 
Equations are derived to calculate material saving when these transformers are used, 
and examples of different core geometries are given.
Chapter Fifteen is devoted to thermal modelling which is an important issue in 
switching power supplies. In order to model the junction and case temperature of 
power semiconductors, accurate voltage and current waveforms should be obtained 
by simulation. Therefore, MOSFET non-linear capacitances have to be properly 
modelled, together with the thermal impedance properties of these semiconductors
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which are specified in the data sheets. Core loss modelling, including hysteresis and 
Eddy-current losses, are also described.
Chapter Sixteen presents the conclusion and further work, followed by the 
appendices and references which are placed in Chapter Seventeen.
CHAPTER ONE REFERENCES
1. Ellen S. Lee and Thomas G. Wilson, "Electrical design inspection: A method for 
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Fig. 1-1 A block diagram for the linear power supply




















This chapter, as well as Chapters Three and Four, describe the principle of operation 
of the main and frequently-used transformer-isolated dc/dc converters and considers 
some of their major drawbacks in order to investigate improving their performance. 
These chapters form the basis to Chapters Six, Seven and Eight which thoroughly 
investigate dc/ac inverters that use dc/dc converters as the milestone to their 
operation.
2-2 PUSH-PULL CONVERTERS
Push-pull dc/dc converters are amongst the oldest topologies used for power 
conversion [1]. This section reviews the principles of operation of these converters 
and their advantages and disadvantages. This will help in understanding Ch. 4 which 
studies flux imbalance especially in push-pull converters.
A more complete analysis o f  the circuit, supported by equations and confirmed by 
PSPICE simulation, gives a better understanding to the circuit operation and core flux 
change during circuit dead times, where the magnetising inductance resets very 
slowly as the transformer magnetising current circulates in low-voltage loops.
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2-2-1 Principle of Operation
Fig. 2-1 shows the power stage of a push-pull converter. It consists of a power 
transformer and two power switches which are turned “on” and “off’ alternately. 
The conduction duty-cycle of the power switches, and hence the output pulse width, 
is determined by the control circuit to keep the output voltage constant. Each 
transformer primary winding voltage pulse, or voltage-time integral, during the two 
transistor conduction periods should be identical, otherwise the transformer core 
moves into saturation. In consequence, the current in one or more of the transistors 
may not be properly reset and over several cycles transistors may be destroyed. 
Typical operating waveforms for a push-pull converter are given in Fig. 2-2 and will 
now be discussed. The following analysis assumes that the circuit has been operating 
for some time and reaches a steady-state, and that the circuit is operating with close- 
to-ideal devices and components.
2-2-1-1 Ql Turn-on
Qi is first turned “on” assuming that the flux density is at point X  of the hysteresis 
loop, as shown in Fig. 2-3. When Qi is turned “on”, the voltage across the first 
primary is: vpl = - 1 ,  where the on-state voltage of all power switches, Vqq , is
assumed relatively constant at 1 V. This voltage vP1 will be transferred to the
Mssecondary such that vsi = vpl • ——, where NP and Ns are the primary and secondary
N P
turns, respectively . If the voltage drop across the secondary rectifier diode is 
approximately constant at 0.7 V, then:
VF = v„ -0 .7  = v„ ^ - - 0 . 7  = ( ^ - 1 ) ^ - 0 . 7  (2-1)
N P NP
If Ton is the power MOSFET conduction time, Ts is the duration of one cycle (i.e. 
1 / fsw  > where f m  is the switching frequency), then the output voltage, which is the 
average of the input of the LC filter, will be:
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(2-2)
where two pulses exist in each cycle. In a practical system, negative feedback is used 
to adjust T o n  to maintain a constant output voltage despite load current and line 
voltage variations, and changes in other operating conditions and components.
At Qi turn “on”, diode Dj conducts the load current, h , as shown in Fig. 2-2, which 
is assumed to be constant because of the large filter inductor, L. The voltage across 
Qi will be VCEsat if bipolar transistors are used, or Rosor, ip if MOSFET’s are used [1-4 
V is a practical “on” voltage for power devices].
Since the dot end of Pi is almost Vdc higher than the no-dot end, the dot end of P2 is 
also higher by the same amount than the no-dot end of P2, Q2 is subjected to and 
must block 2 V dc- Therefore, the switches in push-pull converters must withstand at 
least twice the d.c. applied voltage plus some value to allow for the additional turn­
off spikes due to the transformer leakage inductance. This additional value is 
assumed to be about 30% of the d.c. voltage.
D2 in this case is subjected to a reverse voltage and it stays “off” as long as Qi is
During this “on” time, magnetising current is built up in primary P;, which is given
At the end of the Qi “on” pulse, iM reaches a peak value, iM, as shown in Fig. 2-2, 
and the flux density reaches point Y on the hysteresis loop, as shown in Fig. 2-3.
2-2-1-2 Of Turn-off
When Qi is turned “off’, there is no primary current since both switches are now 
“off*. The energy stored in the large filter inductor forces Di and D2 to conduct and 
share the load current. Point F , therefore, goes negative just enough for Di and D2 
to conduct. Practical values of this voltage is -0.3 to -1.5 V depending on the load 






Ideally, ignoring for the moment the magnetising current, Dj and D2 conduct exactly 
the same current, which is IJ2. In this case, the voltage drop across each diode will 
be the same. Since both diodes conduct the same current, the flux produced by the 
upper-going current is equal to the flux produced by the lower-going current. Hence 
there is no change in the core-flux during this phase of the cycle and it remains at the
a
value produced by iM.
A
In practice, to maintain this flux, a current equals to iM must flow in the primary, or 
a reflected version of it, i.e. iMN P / N s , should flow in the secondary. But since no 
primary path exists, this current flows in the secondary in such a direction to keep the 
flux flowing in the same direction. In other words, examining the transformer model 
of Fig. 2-4, it can be seen that at Qi turn-off, the magnetising current flows out of the 
dot end of Pi, or, alternatively, into the dot end of secondary Si or S2 as shown by the 
arrows in Fig. 2-4.
Recalling that the load current is assumed constant at h> any increase in iD2, due to 
the magnetising current, causes the same decrease in ioi such that, during the dead 
time, the following formula is satisfied:
which yields:
i  m i  —  7a / i  (2-6)
Also, since the ampere-tums of the primary must equal that of the secondary, the 
following equations can be written (recall that Nsi=Ns2 =Ns and Npj =Np2=Np)\
(2-4)
(2-5)
N ~  + N S2iM2






lMl ~ lM2 ~ i ^ i  2 N. M
(2-10)
Therefore, during the dead time, the following may be written:
11 1 Np ~
jdi - 2 2 Ng (2-11)
(2-12)
Because different currents flow in each diode, the voltage drop across one diode will 
be slightly different from that across the other. Namely, the voltage at point D, vD, in 
Fig. 2-4 will be higher than the voltage at point E, vE . Also, these two voltages must 
be equal in amplitude and opposite in direction, since they are voltages across two 
windings having the same number of turns and wound on the same core. Therefore, 
Vo will be positive and vE will be negative by a small amount that is just enough to 
allow for the difference between the two diode currents and diode voltage drops. 
Because the very small secondary voltages at points D and E  are also small when 
reflected to the primary, e.g. Np/Ns vD, the magnetising inductance, LM, resets very 
slowly during the dead time. Therefore, since di^/dt is low, the rate of change of 
core flux is also low and may be considered constant. Hence, the flux density 
virtually remains at point Y  on the hysteresis loop during this period.
The very low reflected voltage across the primary during the dead time, results in 
approximately Vdc across the off-state switches.
At the instant of Qi turn-off, the energy stored in the series-connected transformer- 
primary leakage-inductance causes an overshoot on the drain of Qi as its output 
capacitance charges, as seen in Fig. 2-2. The low output capacitance rapidly 
discharges to Vdc.
2-2-1-3 Q-> Tum-on and Turn-off
After the dead time, Q2 is turned “on” and the core flux moves from point Y on the 
hysteresis loop back to point X  (assuming symmetrical operation), and the same
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discussion for Qi now applies for Q2 at turn-on and turn-off with Q2 and D2 replace 
Qi and D}.
2-2-2 PSPICE Push-Pull Converter Simulation
A push-pull converter as shown in Fig. 2-5 was simulated in PSPICE to confirm the 
above analysis. Fig. 2-6a shows ioi and iP 2 together with the primary current 
reflected to the secondary, iP , which gives a trapezoidal primary current waveform. 
The ramp of this waveform approximates to the magnetising current, and the step 
approximates to the constant load current. The difference between i'P and ioi at
turn-off (about 12.1 p.s) is iM , which is the same as the difference between iP 2 and 
ioi during the dead time, (12.1-13.1) [is. Also seen is that iDi and iP2, during the dead 
time, are as given in Eq’s (2-11) and (2-12), i.e. iP 2 is higher than iD1 by iM. Fig. 2- 
6b shows the voltage drop across Dj and D2i and the flux density. During the dead 
time, there is virtually no change in the flux density. The two voltage drops across 
the diodes seem to be identical, but cursor information shows that vD2 is slightly 
higher than vdi («  24 mV in the simulated example).
2-2-3 Advantages of Push-Pull Converters
1. Multiple outputs maybe produced if multiple secondary windings are used.
2. Each of the floating outputs may be referenced to any point in the circuit for 
positive or negative supplies.
3. Full utilisation of the core is possible. Therefore, higher power than with forward 
converters can be transformed for a given transformer provided the extra winding 
can be fitted.
4. Since only one power switching device is in series with the primary, total 
conduction and switching losses are lower compared to full-bridge converters.
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2-2-4 Disadvantages of Push-Pull Converters
1. Power switches are subjected to at least twice the d.c. voltage plus some value to 
account for any voltage spike due to leakage inductance.
2. Due to point 1 above, push-pull converters are not favoured for off-line 
applications.
3. Flux imbalance due to asymmetry in transformer operating conditions may cause 
saturation. For more details on flux imbalance, refer to Ch. 4.
4. The primary utility factor of the transformer is not as good as in half- and fiill- 
bridge converters, because half of the primary is used at a time.
2-3 BUCK-BOOSTJFLYBACK CONVERTERS
2-3-1 Principle of Operation
Fig. 2-7 shows the simplified power section of a flyback converter, where a rectified 
voltage, Vd c , is applied to the primary winding of a transformer. The circuit uses one 
switching device, Q, and a switching frequency with a pulse width modulation, 
PWM, to maintain the d.c. output voltage constant.
When the transistor Q is turned “on”, the start of both windings go positive. Diode 
D, will be reverse-biased and blocks the reflected primary voltage. Hence, current 
will not flow in the secondary during this phase of operation. During this period, a 
current builds up in the primary, while the secondary is treated as an open circuit. 
Therefore, the primary can be considered as an inductor, and the current will increase 
di F
according to —-  = where Vdc is the applied voltage, LP is the primary
dt Lp
inductance. For a first-order approximation, Vd c  and L p  are assumed constant. 
Therefore, primary current will increase linearly as shown in Fig. 2-8a. The flux
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density B in the core will increase from Br, the residual flux density, to Bw, the peak 
working flux density, making a change of AB = Bw -Br as shown in Fig. 2-8b.
At the end of the “on” period, Q is turned “off’, and the primary current drops to 
zero. This causes the flux density to reverse to Br making a change of - AB. Since 
this change in the flux density is negative, the voltage will reverse on all windings. 
During this period, the rectifier diode D conducts and the current flows now in the 
secondary in the same direction, i.e. from the start of the winding to the end, with a 
magnitude defined by the turns ratio. The secondary current starts from a value of 
is = ip / N  , where is is the peak secondary current, iP is the peak primary current, 
and N  is the turns ratio N  = N s IN P . Since there is no primary current, the primary 
circuit can be considered as an open circuit. Therefore, the secondary current will
dis v$
decrease at a rate defined by —r~ = — , where vs is the secondary voltage, and Ls isat
the inductance of the transformer referred to the secondary. Fig. 2-9 shows the 
current waveform and the magnetisation during the “off’ period. If the secondary 
current reaches zero, i.e. all energy which was stored in the transformer during the 
“on” period is transferred to the load, before the next “on” period, the circuit is said 
to be operating in a complete energy transfer mode or Discontinuous Conduction 
Mode, DCM. This means that there is a period when the primary and the secondary 
conduct no current, and the load is fed from the storage capacitor C. If the next “on” 
period starts before the secondary current falls to zero, i.e. some of the energy which 
was stored in the transformer is not completely transferred, and the circuit is said to 
be operating in an incomplete energy transfer mode or Continuous Conduction 
Mode, CCM. In this case, the flux density is as shown in Fig. 2-10.
2-3-2 Advantages of Flyback Converters
1. The transformer used in the flyback converter combines the action of an isolating 
transformer, an output inductor, and a freewheeling diode. As a result, the circuit 
provides extremely cost-effective and efficient stabilised d.c. outputs.
2. The technique is useful for multiple-output applications, where several semi­
stabilised outputs are required from a single supply.
16
2-3-3 Disadvantages of Flyback Converters
1. In incomplete energy transfer, there is a “right-half-plane zero” in the transfer 
function, which introduces an extra 180° of phase shift at high frequency. This 
can cause instability, and make flyback converters very difficult to design. 
Therefore, the loop stability must be checked for both modes of operation.
2. High ripple currents flow in the transformer and output components. Therefore, 
the efficiency is reduced. As a result of this, flyback converters are usually 
restricted to power levels below 150 W.
3. It is rather more difficult to design transformers for application in flyback 
converters than in push-pull converters since they are required to:
• Store energy.
• Give electrical galvanic isolation.
• Provide current-limiting inductance.
• Support a considerable d.c. current component.
N4. The voltage across the power switch is higher than Vd c , ( — — V0  +F£)C).
Ns
2-4 DIAGONAL HALF-BRIDGE FLYBACK CONVERTERS
2-4-1 Principle of Operation
Fig. 2-11 shows the diagonal half-bridge (two-transistor) double-ended flyback 
converter. The supply voltage Vd c  is applied across the transformer primary through 
two power switches Q\ and Q2, which are driven by the control circuit such that they 
will both be either “on” or “off’ together, as in double-ended forward converters. 
When they are “on”, D3 blocks the negative voltage induced at the secondary. In this 
case, the primary stores energy. When they are “off”, flyback action takes place, and 
D3 conducts, and energy is transferred to the load.
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Since two switches are used, a small drive transformer is required. Di and D2 return 
leakage inductance and excess flyback energy to the supply lines when Q\ and Q2 are 
“off’, and provide hard voltage clamping for <2i and Q2 such that the reverse voltage 
across the switches is only two diode drops above the supply-line voltage. These two 
diodes eliminate the need for the energy recovery winding or snubbing components.
2-4-2 Advantages of Diagonal Half-Bridge Flyback Converters
1. The voltage across the power devices can not exceed the supply voltage by more 
than one diode drop.
2. The energy stored in the primary leakage inductance is largely returned to the 
supply line and is not lost. However, the reset current circulation does slightly 
increase converter power-loss.
3. Any excessive energy stored in the transformer in the previous “on” period, will be 
returned to the supply line at the beginning of the next flyback “off” period.
4. No need for energy recovery winding or snubbing components. Therefore the 
cost is less.
2-4-3 Disadvantages of Diagonal Half-Bridge Flyback Converters
1. Two power switches are used.
2. Due to the above disadvantage, an isolated drive circuit is required for the upper 
power switch.
3. Fast-action clamping diodes are required.
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2-5 INTERLEAVED FLYBACK CONVERTERS
2-5-1 Principle of Operation
Interleaved flyback converters, as shown in Fig. 2-12, consist of two discontinuous­
mode flyback converters. Power switches Q\ and Q2 are turned “on” alternately, and 
the secondary currents isi and is2 are summed through Dj and D2 . When Q\ is turned 
“on”, Tj stores energy and isi is terminated since Di blocks the negative voltage now 
induced on NSi . During the storage phase of 7), T2 is in a flyback phase (energy 
transfer phase). At the end of the “on” period of Qi, Ti transfers energy to the load 
together with T2 as can be seen in Fig. 2-13. When the conduction period of Q2 
starts, is2 is terminated and only isi feeds the output circuit.
This type of converters can work at power levels up to 300 W, where a single 
discontinuous-mode flyback converter cannot work because of the high primary and 
secondary currents.
2-5-2 Advantages of Interleaved Flyback Converters
1. Higher output power compared to normal flyback converters.
2. Since the circuit operates in a discontinuous-mode, response to load variations is 
faster, error amplifier band-width is higher, and feedback loop stabilisation 
difficulty is reduced.
2-5-3 Disadvantages of Interleaved Flyback Converters
More components are used and, hence, higher volume and cost due to the added 
flyback circuit.
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2-6 PUSH-PULL DUTY-RATIO CONTROL HALF-BRIDGE CONVERTERS
2-6-1 Principle of Operation
Fig. 2-14 shows the power section of the half-bridge push-pull converter, which is 
used for direct-off-line switch-mode power supplies.
Because of the large storage capacitors C; and C2, point A always has a value of 
almost Vdc/2. Thus, when Q\ is turned “on”, current flows from the positive rail 
through Qh the primary, and C2 to the negative rail. When Q2 is turned “on”, current 
flows from the positive rail through C/, the primary, and Q2 to the negative rail. 
Therefore, the current flows in the primary in an opposite direction to that in the first 
half cycle, and a square wave is produced across the primary with an amplitude of 
Vdc/2 minus one voltage drop across the power switch when it is “on” (1- 4 V). This 
square wave is transferred to the output circuit by the turns ratio such that 
N  Vvs « —3L.—2S- c 3 is used to prevent the problem caused by flux imbalance if the
p 2
primary winding volt-second integral across the primary in one half cycle is different 
from that in the other half cycle (see Ch. 4 for more details on flux imbalance). Dj 
and D2 clamp the voltage spike due to the leakage and primary inductances.
When Qx is “on”, D3 conducts, and when Q2 is “on”, D4 conducts. During the dead 
time, when both transistors are “off”, both diodes are brought into conduction as 
freewheeling diodes. The dead time is varied by the control circuit to regulate the 
output voltage in the presence of changes in line voltage and load current primarily, 
and should be longer than the maximum possible turn-off time of any power switch. 
Fig. 2-15 shows primary current and voltage waveforms for the circuit of Fig. 2-14.
2-6-2 Advantages of Push-Pull Half-Bridge Converters
1. Reduced voltage stress on power switches makes these converters the preferred 
topology for direct-off-line SMPS.
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2 . The capacitors used for filtering and input storage, are also used to supply one half 
of the bridge.
3. Primary leakage inductance spikes are clamped to Vd c  by the clamping diodes Dj 
and D2, and the energy stored in the leakage inductance is returned to the supply 
line and not lost.
2-6-3 Disadvantages of Push-Pull Half-Bridge Converters
1. Using two power switches requires an isolated power-transistor drive transformer.
2. Power dissipation is higher because of the added power switch.
3. The main converter current must pass through the blocking capacitor which in 
consequence must have a high ripple current rating.
4. Transformer is driven by half the supply voltage rather than the full Vd c  level. 
Hence, transformer primary-winding current is double that of the full-bridge 
converter.
2-7 PUSH-PULL FirLL-BRIDGE CONVERTERS
2-7-1 Introduction
The full-bridge push-pull converter power stage has four power switches compared 
with two in half-bridge ones. Fig. 2-16 shows the power section of a typical fUU- 
bridge converter. Because four power switches and a drive transformer are used, 
full-bridge converters are more expensive than half-bridge and flyback converters. 
Therefore, they are used only at power levels of more than 1 kW.
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2-7-2 Principle of Operation
As seen in Fig. 2-16, when Q\ and Q3 are turned “on” simultaneously, the current 
flows from the positive rail through Qi, to the primary of 7), and down through Q3 to 
the negative rail. This makes the left end of the primary positive with respect to the 
right end. After the conduction time of Qi and Q3, and before Q2 and Q4 are turned 
“on”, all switches are held “off’ for a time called the dead time. This is to insure that 
Qi and Q3 are “off’ before Q2 and Q4 are allowed to be “on”. By doing so, cross 
conduction of four switches is avoided. After the dead time, Q2 and Q4 are turned 
“on” and the current flows from the positive rail through Q4 to the primary and then 
through Q2 to the negative rail. This makes the right end of the primary positive with 
respect to the left end. Therefore, the primary voltage will be as shown in Fig. 2-17, 
and the secondary voltage has the same waveform except it is scaled by the turns 
ratio.
The primary current consists of two components; the first is the magnetising current 
iM which is determined by the magnetising inductance value and the applied voltage 
level, and therefore has a ramp form; the second is the load current reflected to the 
primary which has a step form. Therefore, the primary current waveform has a 
trapezoidal form as shown in Fig. 2-17.
Fig 2-18 shows some practical waveforms showing the effect of the magnetising and 
leakage inductance.
The function of the diodes D 1-D4 is as follows:
At the end of the conduction time of Qi and Q3, all diodes are “off”. The energy 
stored in the primary leakage inductance, forces the drain voltage of Q3 to increase 
and the source of Qi to decrease. When the drain voltage of Q3 reaches one diode 
drop above the positive rail, D4 conducts and clamps the voltage. At the same time, 
the source of Q\ (the drain of Q2) is clamped by D2 to a one diode drop below the 
negative rail. Therefore, power switches Qi and Q3 will not be subjected to more 
than one diode drop above the d.c. voltage. The same is applied for diodes Dj and 
D3, and switches Q2 and Q4.
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The snubber pairs CjRj, C2R2, C3R3 and C4R4 , are used to reduce the turn-off stress
on the power devices by providing an alternative path for the drain current during the
turn-off transient.
2-7-3 Advantages of Full-Bridge Converters
1. The maximum voltage applied across the power switches is nearly equal to the d.c. 
voltage. Therefore this type of converters is suitable for off-line applications.
2. Because in each half cycle, the full d.c. voltage is applied across the primary, and 
because full-wave output rectification is employed, an excellent utility factor for 
the transformer core and windings is provided.
3. Also, because the full d.c. voltage is applied across the primary compared with 
half the d.c. voltage in half-bridge converters, primary current is half for the same 
output power. Therefore, the output power available from full-bridge converters 
is double that in half-bridge ones with increasing primary current.
4. No need for a resetting winding as required in forward converters.
2-7-4 Disadvantages of Full-Bridge Converters
1. Because four power switches are used, full-bridge converters are more expensive 
compared with half-bridge ones.
2. As in half-bridge converters, an isolating transistor drive transformer is required 
especially when bipolar transistor switches are used. This adds extra cost and 
complexity.
3. Since two power switches are always in series, on-state losses tend to be higher 
than two-transistor circuits.
CHAPTER TWO REFERENCES















Fig. 2-2 Typical voltage and current waveforms for push-pull converters
24
C G rl
Fig. 2-3 The hysteresis loop of a core used in push-pull dc/dc converters
Fig. 2-4 Primary Pt is simulated by its equivalent circuit to show the direction of the 







T r a n s f o r m e r :
C o r e =  E TD 59- 3C8  
N p = 2 0 ,  N s = 4
F r e q u e n c y :  1 0 0  kHz
Fig. 2-5 A circuit used to simulate the push-pull converter in PSPICE
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Fig. 2-6 a) Transformer primary and secondary currents and b) core flux density and 
voltage drop across the rectifier diodes
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Fig. 2-12 The power section o f an interleaved flyback converter
Qi drive pulseg









Fig. 2-14 The power section of a push-pull half-bridge converter
Primary voltage;
Primary current











Fig. 2-17 Typical waveforms for a full-bridge converter
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Fig. 2-18 Practical drain-source and gate-source voltages, VDS and VGS, for a full- 





Forward converters, unlike flyback ones, transfer or transform power to the load 
when the power switch is “on” and the power transformer in these converters is not 
used for storing energy.
In fact, the transformer-core flux, which builds up when the power is being 
transformed during the switch “on” period and represents stored energy, is now an 
embarrassment because it must be fully reset dissipatively or by circulating it through 
the converter input filter as quickly as possible during the switch “off” period. This is 
necessary to avoid reducing the maximum allowable switch “on” duty-cycle 
significantly.
In principle, therefore, dealing with this additional stored energy would seem to imply 
that forward converters are less efficient than flyback converters where all the stored 
energy may be transferred to the converter output. The forward converter, however, 
has other advantages which outweigh having to deal with the transformer reset 
energy, and for this reason it is used in various forms over a higher power range than 
the flyback converter.
This chapter describes three types of forward converters, namely:
1 . Single-ended or one-transistor forward converters (also referred to as single­
ended isolated forward converter [1]).
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2 . Double-ended or two-transistor forward converters (also referred to as diagonal 
half-bridge forward converters, or single-ended isolated hybrid bridge [1] ).
3. Interleaved forward converters.
For each topology, the principle of operation and the main advantages and drawbacks 
are presented and briefly discussed. The effect of the reset winding turns on the peak 
primary current and the voltage stress is analyzed for single-ended forward 
converters, and illustrated by new graphs. A method of eliminating the main power 
device driving transformer from double-ended forward converters is also included, 
and interleaved forward converters are finally considered.
3-2 SINGLE-ENDED FORWARD CONVERTERS
The single-ended forward topology is the most widely used topology for converters 
of up to 200 W with an applied voltage range between 60 - 200 V.
The topology is very well documented in literature [1, 2, 3]. One of the main design 
problems is to optimize the utilization of the main power semiconductor switch. To 
facilitate this, a study on the effect of the number of reset winding turns on the peak 
primary current, and maximum voltage stress on the power switch is given here. 
However, to make it easier to understand this material, a brief description of the 
principle of operation of forward converters will first be presented.
3-2-1 Principle of Operation
Fig. 3-1 shows the power section of a single-ended forward converter which 
comprises a power transformer, TXj, power switch, Qj, clamping diode, Dj, rectifier 
diode, D2, freewheeling diode, D3, and output filter, LC. The transformer has three 
windings: a primary winding, N p ,  secondary winding, Ns, and reset winding, N r . It 
will initially be assumed that the primary and reset winding turns are equal.
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When the power switch is turned “on”, a magnetizing current is developed in the 
primary Np, and the dot ends of all windings will be positive with respect to the other 
ends. The flux density, B, increases from the residual flux density, Br, reaching the 
maximum working flux density, B m ax , at the end of the “on” period. Diodes D i  and 
£> 3 become reverse-biased and cut off, while diode D2 becomes forward-biased and 
conducts the full load current. Energy is added to the filter inductor, L, the 
capacitor, C, and the load R l. Ignoring the voltage drop across Q j and the diodes, 
the voltage at point S will be:
(3-i>N p
Therefore, the power is delivered to the load during the “on” period of Qi, from 
which the term forward is derived.
When Qi is turned “off’, the energy stored in the magnetizing inductance reverses the 
polarities of all windings such that the dot ends become negative with respect to the 
other ends. D2 will cut off, and Di conducts, thus clamping the voltage across N r  and 
N p  to Vd c - Therefore, the off-state voltage stress on the switch will be 2  Vd c - This 
stays for as long as energy remains in the magnetising inductance, at which time the 
voltage across all windings will be zero and the flux density returns back to Br. Also 
during Qi turn-off, the energy stored in the filter inductor forces D3 to conduct and 
pass the full load current.
Fig. 3-2 shows idealized waveforms for operation as previously described, where the 
spike on the drain of Qi at turn-off due to the primary leakage inductance has also 
been added.
3-2-2 Effect of Reset Winding Turns
In the above discussion, it was assumed that N r = N p . Therefore, the voltages across 
both windings are equal and, hence, the voltage stress on the power switch is twice 
the supply voltage plus some primary leakage inductance spike.
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The number of turns used for the reset winding plays an important role in designing 
the forward converter as it determines, among other parameters, the peak current 
flowing in the primary, and the maximum reverse voltage stress which the switch 
should withstand.
At the end of the “on” pulse, the approximate primary winding volt-second integral is 
Ton • Vjx . To reset the core, a reverse volt-second integral must be applied to a 
winding to bring the core flux back to the starting point before the next “on” pulse 
starts. If this does not occur, the flux will increase slightly with each cycle, until the 
core eventually saturates, and Qj is destroyed by an excessive magnetising current.
If N r  is the same as NP, then at turn off, a reverse voltage of approximately Vd c  is 
induced across N r  and, hence, across Np. Therefore, a time equal to To n  is also 
required to reset the core, imposing a maximum limit on the “on” period of 50% of 
the switching period.
If N r  is less than NPy then the voltage induced across NP is higher than Vd c , and less 
time is required to reset the core. In this case, To n  may be increased to more than 
50% of the switching period, thus reducing the peak primary current for the same 
output power. But because the voltage induced across NP in this case is higher than 
Vd c , the reverse voltage on the drain of Qj will be higher than 2 V d c - 
On the other hand, if N r  is greater than NP, the voltage induced across NP is lower 
than Vd c  . This requires a longer time to reset the core. In this case, T o n  should be 
shorter, thus increasing the peak primary current for the same output power. Also, 
because the induced voltage across NP is lower than Vdc, the reverse voltage on the 
drain of Q\ is less than 2  Vdc .
Quantitatively, the effect of the reset winding turns can be evaluated as follows:
Let us assume that Ton is the “on” period of the switch Qlt TR is the “reset” period of 
the core. T o n  + T r  should be less than or equal to Ts, the total period of the 
operating cycle. Let us also define the factor:
which is usually assumed 0 .8 , since some safety margin is always left. The flux 
excursion during the “on” period is:
P-3)
N  p  •  p
During the “off’ period, the voltage across the reset windings is clamped at 
approximately Vdc by Di. Therefore, the reverse flux excursion is:
M off -  t t -  Wdc dt = R (3-4)
Mr Mr
For correct resetting, the following condition should be satisfied:
A$on -  AQoff ^  Tr -  —— Ton (3-5)NP
This result has been reached elsewhere [3] but in a different analysis. 
From Eq's (3-2) and (3-5), it can be written:
Ton = ----------   (3-6)ON 1+ NR /N P
If 77 is the efficiency of the converter, and assuming L is large such that the amplitude 
of the current ramp, A/, is very small, then:
P m =  —  = V D C - l A V = V D C - I p - ? f -  (3-7)
V Ts
where: Pin is the input power,
Po is the output power,
I a v  is the average primary current,
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Ip is the peak primary current. 
Combining Eq's (3-6) and (3-7) gives:
1 P N
F H l  + T r )  (3‘8)
a t}  Vdc n p
The maximum primary current, I  p(maX) occurs at minimum supply voltage, V ^ ^ n ) ,
i.e.
I P  N  
W , = —  7 7 ^ 0 + ^ )  (3-9)
aTJ ^DC(min) N
The maximum “off’ voltage stress on Q\ is:
^gl(max) ~  ^DC(max) +  jJ ^DC(max) — ^Z)C(max)(l +  ^  )  ( 3 "  1 0 )
Fig. 3-3 shows how / p(max), normalised to a base of Vdc (mm) f Po > varies with the 
ratio Nr /Np for different values of ar\. If a  = 0.8, 77 = 0.8, and Nr=Np, then:
W )  = 3 -1 2 ( t t M  (3-n >
DC(min)
Fig. 3-4 shows how ^ (max) varies with the ratio N r/N p  . When this ratio is 1,
?^(max) = F^occmax) * Also shown on the same figure, another curve for VR(mm) taking
into consideration a leakage spike of 2 0 % of the reverse voltage.
Fig's 3-3 and 3-4 can be used as a guide to simplify understanding the effect of the 
reset winding turns, and help in calculating N r  to suit the application. From these 
two figures, it can be seen that there is no point of increasing N r  more than 1.5 times 
N p ,  as the current increases at a higher rate than the voltage decreases, unless the 
maximum voltage is high and/or the maximum current is low. Below N r/ N p^ 0 . 5 ,  the 
reverse voltage increases considerably. Therefore, it is not recommended to work in 
this area.
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A more generalized graph showing the effect of the ratio of reset winding turns to 
primary winding turns, on the switched volt-ampere, VA, can be obtained by 
multiplying Eq’s (3-9) and (3-10) and dividing it by Po, to give:
j  v  j /  (1  + G ) ' ^DC(max) 0  + ~z)




= ± V^ C (mm> ( 1 + 0 ( 1 + 1 )  (3.12)
a r! VDC (min) b
(  = (3-13)
N p
If the range of the d.c. supply voltage is small, i.e. » Vdccmm)> Fig- 3-5 can be
obtained for different values of arj.
Since the power switch cost is related to the switched VA which determines the 
silicon area of the required switch, then Fig. 3-5 may be used to indicate how the 
power switch cost changes with the ratio N r / N p . It is clearly seen that the optimum 
ratio is one, i.e. N r  = N p ,  which gives the lowest power switch cost.
3-2-3 Effect of Leakage Inductance in Single-Ended Forward Converters
Single-ended forward converters, as has been shown, incorporate a power 
transformer that has three windings, each of which may have its own leakage 
inductance, as shown in Fig. 3-6, where L l k p ,  L l k r  and L u c s  are the leakage 
inductance of the primary, reset and secondary windings, respectively. In addition to 
these, stray inductance, L s t r a t ,  may also exist due to external connections between 
components.
During Q turn-on, energy has been stored in Lstrat, Lp and Llkp. At Q turn-off, a 
reverse voltage is generated across each of which and may be calculated as follows, 
assuming Nr = Np:
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K = L'STRAY (3-14)dt
(3-15)
(3-16)
Therefore, the worst-case spike at 0  drain can be calculated as:
^SPIKE ~  ~*"^3 + ^DC
= 2VDC+VDI+(2LmAr + 1 ^ ) ^
at
(3-17)
which shows that L s t r a t  has a double effect on the voltage spike.
On the other hand, Llkr has no effect on the voltage spike, as the current through it at 
turn-off is zero. Llks also has no effect on the spike level and only reduces the 
voltage stress on the rectifier diode D2 at turn-off [4].
3-2-4 Advantages of Single-Ended Forward Converters
1. Single-ended forward converters use only one quadrant of the hysteresis loop. 
Therefore, they do not suffer from the shortcoming of flux imbalance usually 
encountered in push-pull circuits, which simplifies their design and increases 
reliability.
2 . Compared to push-pull circuits, single-ended forward converters incorporate one 
transistor and associated driver and heatsink. Therefore, they are more 
economical in cost and required space.
3. Compared to flyback converters, they have less current and voltage ripple in the 
output circuit. Therefore, the ripple current rating of the filter capacitor is lower




3-2-5 Disadvantages of Single-Ended Forward Converters
Although single-ended forward converters have several advantages over other 
converters, they suffer from some drawbacks due to their operating principle. These 
include the following:
1. They require an additional reset winding and associated fast-recovery diode, which 
increases the cost of the converter.
2. The maximum duty-cycle is 50%, if N r= N p . Therefore, the peak primary and 
secondary currents are higher compared to push-pull circuits. This generates 
higher EMI and causes higher power loss.
Compared to flyback converters:
3. They require an output filter inductor and freewheeling diode, which increases the 
complexity of the circuit and its cost.
3-3 DOUBLE-ENDED FORWARD CONVERTERS
3-3-1 Introduction
As described in the previous section, the power transistor in single-ended forward 
converters may be subjected to twice the supply voltage, plus some leakage spike due 
to the leakage inductance. Therefore, single-ended forward converters are 
uneconomic when operating directly from (220 to 240) Vrms a.c. supplies. Double- 
ended forward converters, on the other hand, employ two transistors and two diodes 
connected in such a way that each transistor is subjected to only the supply voltage. 
Furthermore, the transformer leakage inductance has no effect in this type of 
converters since the peak voltage generated is clamped by the diodes to about V dc, as 
later shown.
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3-3-2 Principle of Operation
Fig. 3-7 shows the power stage of a double-ended forward converter. At the start of 
the “on” pulse, both power switches Q\ and Q2 are turned “on” by the control circuit. 
The primary is subjected to approximately the full supply voltage Vdc, and power is 
delivered to the load during this period as in single-ended forward converters, while 
diodes D} and D2 are cut off. At the end of the “on” pulse, both switches are turned 
“off’ simultaneously. The energy stored in the magnetizing inductance reverses the 
voltage polarity on all windings. The voltage at the source of Q\ will be limited by 
Dj to one diode drop below ground, while the drain of Q2 will be limited by D2 to 
one diode drop above Vdc. D j  and D2 also clamp the leakage inductance spike. 
Therefore, both switches are subjected to only one diode drop above Vdc  during turn­
off, which is the main advantage of these converters over single-ended ones. Fig. 3-8 
shows idealized typical waveforms for the double-ended forward converter.
3-3-3 Eliminating the Drive Transformer from Double-Ended Forward 
Converters
The power switch Qi in Fig. 3-7 requires a floating driving circuit as its source is not 
connected to ground. Usually, this is accomplished by incorporating a small driving 
transformer in the driver circuit, which is the major drawback in this type of 
converter. This drawback may be eliminated if the power switch used in the 
converter is a MOSFET, as will be described in the next paragraph.
MOSFETs are voltage controlled devices and need virtually no current throughout the 
“on” time. The drain current is turned “on” by a positive gate-to-source voltage (in 
an n-channel MOSFET), and does not flow until this voltage reaches a threshold level 
which differs from one transistor to another. The only current required from the 
driving circuit, is to charge the input capacitance, Closs, of the MOSFET. As soon as 
this capacitance has been charged to the threshold value, VTh, current starts to flow in 
the MOSFET. When the charge action completes, virtually no further current is
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needed. Fortunately, C,oss of MOSFET's is not very large; it is in the order of a few 
nano-farads.
If an external charged capacitor with sufficiently large value is connected between the 
gate and the source of an “off’ MOSFET instead of a driving source, some charge will 
be transferred to its input capacitance. This will slightly reduce the voltage across the 
external capacitor, but will still be large enough to keep the MOSFET “on”. Some 
MOSFET driver IC's exist which exploit this feature, and are used for half- and fiill- 
bridge converters. Fig. 3-9 shows that a small driver transformer is not needed in 
these converters when using such IC's. The data sheet of such MOSFET driver is 
shown in App. (3-1).
The circuit shown in Fig. 3-9, works well for half- and full-bridge converters, where 
the source of the floating switch is the drain of the grounded one, and can charge 
through the “on” resistance of Q2 when it is “on” and Qj is “off”. In double-ended 
forward converters, where the primary of the transformer is connected between the 
first source and the second drain, then this circuit may not work.
It has been suggested [5] that a control IC, as shown in Fig. 3-10, can be used to 
drive the two MOSFET’s with the addition of three components Rj, Q3 and Q4, where 
Q3 is a high voltage MOSFET.
A closer examination of a double-ended forward converter (see Fig’s 3-7 and 3-8) 
during steady-state operations, shows that during the turn-off, the voltage at the no­
dot end of the primary, Vb, is at one diode drop above Vdc, while the voltage at the 
dot end, VA, is at one diode drop below ground. This means that if is connected 
to point A, as shown in Fig. 3-11, it will charge during the “off” period of both 
switches through the transformer for as long as energy remains in the magnetising 
inductance. It does not charge through the “on” resistance of Q2, as was the case in 
Fig. 3-9.
Analysis of the circuit of Fig. 3-11, which is rearranged in Fig. 3-12, shows that 
during the turn-off, the magnetising inductance, L M, resets against Vdc- However, if 
Vcext is less than Vcc, the transformer magnetising current will flow in both D5 and Dj. 
Once Cext is charged slightly above F ee, A* is cut off and /m flows virtually fully in A - 
On the other hand, Cext charging current flows in the components NP, D2 , Vdc, F ee,
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D5 and Cext, and is a part of the magnetising current. The voltage developed across 
will be used as a floating supply to drive Qi, as will be shown in a moment.
A question arising is, what happens at start-up when Cext is discharged and no voltage 
is available to turn Qj “on”. In this case, no current flows in the primary, since both 
switches should be “on” simultaneously in this type of converters. This means that 
the source of Qi will not be at one diode drop below ground, because the circuit has 
not started yet, and Cext will not charge; Qi will never turn “on” and the circuit will 
never start.
Examination of the circuit shown in Fig. 3-11 shows that even when Qi is “off’, 
when Q2 is “on”, a current flows from Vcc to D5 and Cext, through the primary of TXj, 
completing its path to ground through the on-resistance of Q2. This current charges 
C ^  slowly, and a voltage will build up across Cext, until it reaches the voltage level 
required by the driving IC («  8.5 V). Once this voltage is reached, both pulses from 
the driving IC will now drive the switches and the circuit starts working normally. 
The circuit shown in Fig. 3-11 was simulated in PSPICE, and the voltage across Cext 
was recorded to be as shown in Fig. 3-13. Therefore, it seems that the control IC can 
be used to drive the double-ended forward converter without the addition of extra 
components, and can be self-started. The value of the bootstrap capacitor can be 
calculated as described in App. (3-2).
3-3-4 The Practical Circuit
A double-ended forward converter, as shown in Fig. 3-14, is built without employing 
a driver circuit transformer to verify the previous analysis. The specifications of the 
circuit are as follows:
Input voltage range, Vm = (170-350) V d.c. from 120 or 240 V a.c. system.
Output voltage, Vo -  12 V d.c.
Load current, IL -  10 A 
Switching frequency, / w  = 50 kHz.
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3-3-4-1 Transformer design
The available core in the lab is EC70/34/17, type FX3750 from Milliard which has 
the following specifications:
• Core material is 3C8
• Effective cross-sectional area, Ae = 279 mm2
• Saturation flux density, Bs =350 mT @100°C
It will be assumed that the maximum working flux density, B  is 300 mT to ensure 
that the core does not saturate under transient conditions. The flux density should be 
obtained at the maximum input voltage of 350 V. If the maximum duty-cycle is 50%,
i.e. Tom =10jus, the number of primary turns can be calculated as:
This will be assumed to be 42 turns.
The secondary voltage will be calculated from the required d.c. output voltage as:
where it is assumed that the voltage drop across each power switch is 2 V when it is 
“on”. Now number of secondary turns can be calculated:
DC (max) ON (max) 350x 10x 10-6 
0.3 x 279 x 1CT6
41.8
where Vd is the voltage drop across the rectifier, which is assumed 1 V. 
The minimum primary voltage which should give the above Vs is:
j^p(min) ^DC (min) ^^ DS(on) = 170-4 = 166 V
P(min)
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This will be assumed to be 7 turns.
A gap of 0.1 mm will be used to reduce the effect of saturation.
Primary wire diameter =1.3 mm, and secondary wire diameter = 2 mm.
3-3-4-2 Practical considerations
To obtain the best performance from the converter, diodes Dj and D2 should be as 
close as possible to the power switches. The leads of the input storage capacitor 
should be twisted, and the capacitor should be very close to the switches. At first, 
the length of these leads were 35 cm each and not twisted. The resulted spike on the 
drain was 80 V. When the leads are twisted and their length reduced to 8 cm, the 
voltage spike reduced to 25 V at maximum input voltage. Therefore, in this type of 
converter, and because of the clamping diodes, the leakage inductance of the 
transformer has no effect if the above is taken into consideration, and there is no need 
for snubber capacitors, which is a big advantage in these converters.
3-3-4-3 The effect of input voltage, load current and switching frequency 
The circuit has been designed to give 12 V d.c. with an input voltage of 170 V d.c. 
derived from a 120 V a.c. supply, and maximum duty-cycle of 50%. Table 3-1 shows 
how Ton changes with the input voltage, where the shortest “on” period is 4.9 (is at 
maximum input voltage. The circuit works normally, and the bootstrap capacitor is 
fully charged each cycle. The “on” period was deliberately decreased to 2 (is and the 
circuit still worked normally, although it was not designed to work at these short 
periods.
a.c. voltage d.c. voltage Ton output voltage output current
(V) (V) (ms) (V) (A)
120 170 10 12 10
235 330 4.9 12 10
Table 3-1 Changes of the “on” period with input voltage
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Below 2 |is, the circuit fails to function properly, as this period is not enough to 
charge the bootstrap capacitor to the required value.
In the input voltage range of interest, the load current has been changed from the 
no-load to full-load with normal circuit operation.
The switching frequency has been increased to 200 kHz without any problem. 
Above 200 kHz, the minimum available “on” period is not enough to fully charge 
the bootstrap capacitor to the required value, and the circuit fails to work 
properly.
3-3-4-4 Practical waveforms
Fig. 3-15 shows the drain-source voltage o f the lower MOSFET and the source 
voltage o f the upper one, at maximum and minimum input voltages, and no- and 
full-load current.
3-3-5 Advantages of Double-Ended Forward Converters
1. Power switches are subjected to only one diode drop above the supply voltage
Vdc.
2. Leakage inductance has no effect on increasing the voltage stress on power 
switches due to clamping diodes, and the energy stored in the magnetizing 
inductance is returned to the d.c. link filter capacitor.
3. The energy recovery winding is not required.
3-3-6 Disadvantages of Double-Ended Forward Converters
1. Using two power switches increases the cost of the converter and the 
requirement of assembly and increases power loss.
2. Isolated drive is required if bipolar transistors are used, because of the added 
power switch.
3. Two fast action clamping diodes are required.
4. The maximum duty-cycle is 50%, which means high peak currents and, hence, 
high power loss and EMI.
45
3-4 INTERLEAVED FORWARD CONVERTERS
3-4-1 Principle of Operation
The interleaved forward converter, as shown in Fig. 3-16, comprises two identical 
single-ended forward converters which operate on alternate half cycles. The 
secondary currents from both converters are added to form the load current. 
Therefore, for the same output power, the primary current in each converter is half 
that of a single-ended forward converter.
3-4-2 Advantages of Interleaved Forward Converters
1. Since the EMI is proportional to the peak current, interleaved forward converters 
generate less EMI compared to single-ended ones supplying the same output power 
[2].
2. Two transistors used in an interleaved forward converter, may be less expensive 
than a single one used in a single-ended forward converter having twice the 
current ratings.
3. Compared to a single-ended forward converter supplying the same output power, 
the secondary diodes in an interleaved forward converter are subjected to half the 
reverse voltage of that in the former. This is particularly useful at high output 
voltages since, with lower reverse voltage, diodes have shorter reverse-recovery 
time; accordingly less power is dissipated by secondary diodes.
3-4-3 Disadvantages of Interleaved Forward Converters
Compared to push-pull converters, interleaved forward converters are most likely to 
be more expensive, and occupy more space. This might be balanced by the fact that 
in interleaved forward converters there is no flux imbalance problem which might 
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Fig. 3-8 Different typical waveforms for double-ended forward converters 








Fig. 3-9 A MOSFET driver for floating switches
-+15
03
R1 <, - 1 0
12 02
Input 04C2
Fig. 3-10 Controlling a double-ended forward converter by a control IC [5]
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Fig. 3-11 The circuit used to simulate a double-ended forward converter to show that 
Cext can fully charge during the start-up
VdcCext
ext
Fig. 3-12 Rearrangement of the circuit of Fig. 3-11 showing the recovery and Cext 
charging current paths
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Fig. 3-14 Practical double-ended forward converter employing a control IC 
instead of a small driver transformer
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c) far = 170 V d.c., 4  = 0 A d) far = 330 V d.c., /r = 0 A








Fig. 3-16 The power section of an interleaved forward converter
56
CHAPTER THREE REFERENCES
1. John G. Kassakian, Martin F. Schlecht and George C. Verghese, “Principles of 
power electronics”, Addison-Wesley Publishing Company, Reading, USA, 1991.
2. Keith Billings, “Switchmode power supply handbook”, McGraw-Hill Inc., New 
York, 1989.
3. Abraham I. Pressman, “Switching power supply design”, McGraw-Hill Inc., 
New York, 1991.
4. F. V.P. Robinson, “ Final year lecture notes”.
5. Steve Clemente and Ajit Dubhashi, “HV floating MOS-gate driver IC”, 
application note AN-978a, International Rectifier, USA, 1990.
57
Chapter Four
FLUX IMBALANCE IN PUSH-PULL CONVERTERS
4-1 INTRODUCTION
Transformer-isolated push-pull circuits are very widely used in dc/dc converters and 
dc/ac inverters at the low to medium power level. They suffer from several 
drawbacks, as described in Ch. 2. However, one of the biggest design challenges 
with them is preventing the possibility of transformer-core saturation which is likely 
to arise due to asymmetry in transformer centre-tapped windings or asymmetry in 
transformer-waveform excursions. Either effect produces asymmetric transformer- 
core flux excursions. Hence, the transformer core is not perfectly reset at the end of 
each switching cycle and the maximum working flux density in one direction is 
different from that in the other, as shown in Fig. 4-lb.
In an ideal circuit, the volt-second integrals of the primary-winding voltage-waveform 
of alternate half-cycles are equal. Therefore, the maximum working flux density, 
+BW, will be equal (but of course in the opposite direction) to the minimum working 
flux density, -Bw, such that the working transformer-core hysteresis loop is 
symmetrical around the B/H  axes origin, as shown in Fig. 4-la.
For many reasons, the effective volt-second integral during one half-cycle may differ 
from that during the next half-cycle. The resulting flux imbalance accumulates over 
several cycles and the hysteresis loop moves up or down, depending on which 
direction has the larger volt-second integral. Eventually, the core saturates in that
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direction. This saturation effect is also known as “staircase saturation”, as the 
position of the hysteresis loop moves in steps into saturation each cycle.
Once the core saturates, the primary impedance decreases drastically, and a high 
current flows in the circuit limited only by the small primary-winding and source 
impedances. The destruction of the main power transistors is virtually certain if the 
primary current is not limited.
Although flux imbalance does not occur in properly-designed converters that use 
cores in one quadrant of the hysteresis loop, such as forward and flyback topologies 
and their derivatives, for equivalent power handling capability such converters 
generally achieve a lower transformer, filter capacitor and power-semiconductor 
device utilisation. This is due to higher current ripple in these than in better 
transformer-isolated converters, such as push-pull, half-bridge and full-bridge ones. 
Also flux imbalance does not occur in the converter inductors found in un-isolated 
dc/dc converters such as buck, boost, buck-boost and polarity inverting converters. 
However, with these the benefits of transformer isolation is lost. It is worthwhile, 
therefore, to consider methods of eliminating the flux imbalance problem in push-pull 
converters.
4-2 FLUX IMBALANCE DESCRIPTION
The consequence of flux imbalance is best illustrated using a push-pull converter as 
shown in Fig. 4-2. In this, let us assume that the core operating point is at -Bw (see 
Fig. 4-la) at the instant when Qi is turned “on”. Once Qi is turned “on”, a voltage 
Vdc is applied to the primary Pi (assuming lossless components), causing the flux 
density to move, say, up the hysteresis loop. This condition stays until the end of the 
“on” period of Qi at which time the operation point of the flux density will be at +Bw, 
as shown in Fig. 4-la, making an excursion of 2Bw. The amount by which the flux 
changes, depends on the area of the voltage waveform excursion applied to the 
primary Pi, i.e. the volt-second integral. During this period, Dj conducts while D2 is
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subjected to a reverse voltage and is kept “off’. At the end of the “on” period of Qi, 
both switches are set “off’. During this period, which is called the dead time, all 
voltages across primaries and secondaries will virtually be zero, and hence there is 
very little change in the flux (see Ch. 2 for more details on this).
At the end of the dead time, Q 2 is turned “on” and the same voltage V d c  is applied to 
P2- The flux density moves down the hysteresis loop by the same amount such that at 
the end of the conduction period, the operating point lies exactly at -Bw making an 
excursion of 2Bw. At the end of this “on” period both switches are “off’ and there is 
no change until Qi is turned “on” again and the cycle repeats, and the flux density 
waveform will be as shown in Fig. 4-la.
This condition thus described will stay as long as the vol t-second integral during the 
first “on” time equals that during the second “on” time, and the flux transition will be 
symmetrical around zero.
If the volt-second integral during, say, the first “on” timie is higher than that during 
the second “on” time as shown in Fig. 4-3 a, the maximum flux density operating 
point moves each cycle by some amount depending on the inequality of the volt- 
second integral, and the hysteresis loop moves up slowly as shown in Fig. 4-3b until 
it reaches saturation.
4-3 REASONS OF FLUX IMBALANCE
The magnetic flux in a core is given, according to Faraday* s Law, by :
In dc/dc converters, the voltage VP is approximately constant, and therefore Eq. (4- 
1) can be rewritten as:
(4-1)
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Np Vp T°n (4-2)
where NP is the number of turns of the winding at which the voltage VP is applied, 
Ton is the “on” period defined by the control circuit and other factors as will be seen 
shortly, and VP is the d.c. voltage minus the voltage drop across the power switch 
when it is "on", i.e.
Vp ~ Vdc ~ Von (4-3)
Any mismatch in any of the above parameters during each half-cycle may lead to flux 
imbalance and, as a consequence, to saturation.
The following describes the effect of the parameters in Eq’s (4-2) and (4-3) on the 
flux imbalance, in addition to some other factors that also have their own effects.
4-3-1 Turn-on time, T on
T on is defined as the period that starts when one switch is turned “on”, until the same 
switch is turned off. This period is mainly determined by the control circuit to keep 
the output voltage within a certain limit, and any mismatch within the control circuit, 
or the response of the feedback loop to the output-voltage or load-current variations, 
may lead to mismatch in the output “on” pulse from the control circuit. In addition, if 
bipolar transistors are used, there is always a storage time required to remove the 
excess charge from the base before the transistor can be turned off. This parameter 
has wide production spread and is temperature-dependant. So it is not unusual to 
have different storage times and, therefore, different T0N times.
4-3-2 Primary voltage, Vp
Eq. (4-3) shows that VP depends on Vdc, the d.c. supply voltage, and the on-state 
voltage o f the power switch. Vdc is usually assumed constant, although some ripple 
may exist riding on this voltage. V0N (VCE(sat) for bipolars, or VDS(0n) for MOSFET’s)
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depends on the current, and also has a wide production spread and is temperature- 
dependant. So it is possible to have different Vp s during each half-cycle.
4-3-3 Number of primary turns, Np
The number of primary turns, Np, is fixed at transformer manufacture, and both 
halves of the primary and secondary should be very well matched. This becomes 
more difficult to achieve in medium and high power transformers [1]. Therefore, to a 
first order of approximation, this parameter can be assumed the same in each half­
cycle. Whether or not the number of primary turns is equal, the primary wiring 
resistance may differ, which also contributes to flux imbalance.
4-3-4 Primary Leakage Inductance
So far, the effect of primary leakage inductance has been neglected. In practice, 
leakage inductance invariably exists, increases with the size of transformer, and is 
very much lay-out-dependant.
When one of the power switches is turned “on”, a small voltage drop is produced 
across this inductance, which reduces the voltage applied to the primary. If the 
leakage inductance of one half of the primary circuit is not the same as that of the 
other half, which is generally the case, then different voltages will be applied across 
the primary, increasing the possibility of volt-second integral inequality.
4-3-5 Secondary Circuit
When both power switches are “off’, both diodes, Di and D2 in Fig. 4-2 conduct 
under the forcing action of the filter inductor, L. It has been assumed so far that the 
current in each diode during the dead time, the voltage drop across each diode, and 
the leakage inductance of each half of the secondary circuit are the same. In fact, 
each of the above values might be different, leading to some change in the flux during 
this period which may enhance saturation.
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4-4 METHODS FOR OVERCOMING FLUX IMBALANCE
Several techniques exist for solving the flux imbalance in transformers which include 
[2]:
4-4-1 Inserting a Gap in the Core
This has the effect of shifting the knee of the hysteresis loop to a higher magnetic 
field strength, H, thus reducing the core sensitivity to waveform imbalance, since 
greater volt-second integral or magnetising-current-excursion imbalance is required 
to give the same core-flux imbalance. However, adding an air gap in the core has its 
own drawbacks, e.g. increased EMI, increased magnetising current and increased 
transformer size since the number of turns or cross-sectional area must usually be 
increased.
4-4-2 Adding Primary Resistance
If  the primary current starts to increase in one direction due to a higher volt-second 
integral, a higher voltage will be dropped across any series resistance in the primary 
circuit. This reduces the voltage across the primary winding, thus tending to correct 
by reducing the volt-second integral in this direction. This solution has the effect of 
reducing converter efficiency especially at high currents, though.
4-4-3 Matching Power Transistors
This is to ensure that both power switches are matched in aspects of their 
performance which may lead to flux imbalance, such as storage times, Von , etc.
This solution is quite expensive, since two parameters should be matched; storage 
time and “on” voltage, and at all operating conditions. Also, this needs a special test 
set-up which is not always available when replacing transistors.
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4-4-4 Using MOSFET’s
Since MOSFET’s exhibit little turn-off delay and switch very rapidly, as they are 
majority-carrier devices, any flux imbalance due to storage times differences virtually 
disappears when using MOSFET’s. Another advantage when using MOSFET’s is that if 
the MOSFET current increases, due to volt-second integral inequality, higher power 
across the device is lost causing the device to run at higher temperature. Increasing 
temperature causes the “on” voltage to increase, thus reducing the available primary 
voltage and tending to reduce the imbalance to some extent. The MOSFET also 
behaves as a small resistor when conducting, and thus also provides some correction 
as described in Sec. 4-4-2.
4-4-5 Applying Current-Mode Control
The most effective method to overcome flux imbalance is to sense the primary 
current by sensing the voltage drop across a small series resistance, and to switch the 
corresponding power switch “off’ when this current increases beyond a certain limit. 
Although this method is being used effectively in practical systems, it has its own 
drawbacks which are discussed in some detail in the next section.
4-5 CURRENT-MODE CONTROL DRAWBACKS
Current-mode control is a very well established technique which was and still being 
used effectively in dc/dc converter design. Its advantages and disadvantages are 
thoroughly discussed and covered in literature [2, 3]. Five types of current-mode 
control exist and are briefly covered in [4].
The main form of current-mode control used throughout industry is the fixed- 
frequency, variable “on” time type, in which a voltage proportional to the sum of the 
primary current (the reflected load current plus the magnetising current) and the
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compensating current (if one exists), is compared with a reference voltage. Once the 
sensed current signal increases above a reference level, a command is generated to 
terminate the “on” pulse, thus limiting the total primary current and, hence, the load 
current. The main advantage of this technique is that it provides both protection 
against over-current due to overload and/or core saturation. This adequately 
prevents the saturation problem frequently encountered in transformers due to 
voltage-second integral inequality, especially in push-pull dc/dc converters.
The main drawbacks of this technique are also covered in [2] and listed below:
1. Since the output voltage is proportional to the average inductor current, not the 
peak current, which varies with the d.c. input voltage, sensing the peak current 
may cause some momentary oscillation if the input voltage changes.
2. If the duty cycle is higher than 50%, this method of control becomes unstable.
To solve these problems, slope compensation is used.
One other drawback seems to exist at no- or light-load, and does not seem to be 
covered in literature. The following illustrates how this problem occurs.
If the current due to core losses is assumed negligible, the current monitored in the 
conventional current-mode control topologies, is the primary current, ip, which 
comprises two terms: the reflected load current, i 'L, and the magnetising current, 
components.
It is well known that when saturation commences, the magnetising current (and not 
the load current) increases rapidly, and it is this current which should be isolated and 
sensed to indicate saturation. However, since it is not an easy task to separate these 
two components, the total current is used instead. This has the advantage of 
monitoring the load current and preventing it from exceeding a certain limit.
If the load current is not constant and changes between no-load and full-load current 
limits, the primary current, which has the same changes scaled by the turns ratio, will 
also change between the no-load and fiill-load current limits. In this case, the sensing 
circuit must be designed to sense the maximum expected primary current which is the 
load current reflected to the primary, plus the magnetising current, plus some margin 
which suits the application.
If the circuit is now working at no- or light-load, all or most of the primary current 
will be the magnetising current. Under this condition, when flux imbalance occurs,
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the magnetising current will increase in one direction until it reaches the value at 
which the circuit is designed to terminate the “on” pulse. The maximum allowable 
current depends on the turns ratio as well as the load current, and increases if a step- 
up transformer is used, as the primary current in this case is higher than the secondary 
current. Although the current-mode control circuit, eventually, detects the current 
increase and prevents heavy saturation, it does not fully prevent slight flux imbalance 
in the transformer core. So under light-loads, the transformer core may be operated 
with quite severe flux imbalance. Under these conditions the circuit has several 
drawbacks which are now examined.
4-5-1 Reduced Power Throughput
The power which may be delivered through a transformer at any frequency can be 
given by Eq. (4-4) [5].
Bg
P = fsw K jffd B  (4-4)
BL
where Ve is the effective transformer-core volume, is the switching frequency at 
which the transformer-core flux is changing, BL is the minimum operating core-flux 
density and BH is the maximum operating core-flux density.
Eq. (4-4) shows that the power delivered to the output is directly proportional to the 
switching frequency, effective core volume and the flux density excursion.
Bh
The term J HdB is the area enclosed by the operating hysteresis loop. As the core-
b l
flux density excursion decreases, as a result of flux imbalance, this loop area also 
decreases, thus reducing the power which the transformer can deliver.
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4-5-2 Increased Transformer Core Losses
Transformer losses comprise core and copper losses. Core losses (hysteresis and 
Eddy-current) increase with increasing flux density as they are approximately 
proportional to the square of the flux density [6], Hysteresis loss is proportional to 
the hysteresis loop area, which increases with flux density as follows [7]:
Copper loss, on the other hand, decreases with increasing flux density, since the 
number of primary turns and, hence, wire resistance is smaller for lower flux density 
in a given transformer design.
Fig. 4-4 shows that at some value of flux density there is minimum transformer 
losses.
If a transformer is designed for optimum flux density, and flux imbalance occurs, 
even if saturation does not occur due to current-mode control, then in one half cycle 
the flux density is higher than the optimum, and in the second half the flux density is 
lower than the optimum. When the flux density is higher, core losses increase. Also, 
because flux imbalance increases magnetising current, the copper loss will be higher, 
making average transformer losses higher and reducing the overall efficiency.
4-5-3 Different Currents in Each Power Switch
The primary current is unnecessarily allowed to have higher values in one direction 
and lower values in the other direction. This in turns, causes higher power loss in
(4-5)





one of the power switches and causes subsequent changes, in the long run, in the 
specifications of this switch compared to the other one.
4-5-4 Transient Effects
Since the transformer is operating at the beginning of the saturation region in one 
quadrant, it is very vulnerable to transients that can easily cause saturation.
These drawbacks are the price paid for sensing the primary and not the magnetising 
current. Therefore, to detect flux imbalance as it commences, irrespective of load 
current changes, the magnetising current should be sensed as described in the next 
section.
4-6 MAGNETISING-CURRENT-MODE CONTROL
The magnetising current can be obtained by subtracting the load current reflected to 
the primary, from the primary current. One way of achieving this is as shown in Fig. 
4-5 by using a simple differential amplifier employing one operational amplifier.
The amplifier has two inputs; the first is the voltage drop across the sensing resistor 
Rsi, vy, which is proportional to ip (see Fig. 4-6); the second is the voltage drop 
across Rs2, v2i which is proportional to //,. By proper scaling of the two voltages, the 
output of the differential amplifier, vM, will be proportional to Im- 
Fig. 4-6 shows a push-pull converter simulated in PSPICE and how magnetising 
current can be detected. The values of Rsi and Rs2 should be as small as possible to 
reduce the power loss, but large enough to produce a signal which is significantly 
above the internal noise generated by the subsequent circuit. A few hundred 
millivolts above the noise or ripple level would be enough for this purpose. The op- 
amp should feature low offset voltage, low drift, and low noise, as the input voltages 
are relatively small.
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If ig is the secondary current reflected to the primary, then from Fig. 4-6 the 
following can be written, assuming rectifier snubber currents have a negligible 
effect:
i ’s = (4-7)
^ S2
h = ^ ~  (4-8)
vi Nv2
1m  ~  l p ~ l s  ~  p  (4-9)
Asi KS2
where N  is the transformer turns ratio, N  =  Ns / N p. If Rsi and Rs2 are 
appropriately selected, such that RS2 =  NRsl, then:
(4-10)
Since Rl / /  R4 in Fig. 4-6, then:
vM = V -(v. - v2) (4-11)
K \
vM may be expressed in terms of as shown in Eq. 4-12.
vm — ^  RsJm — (4-12)
D
where k = — R„.
a , s!
Since vM is proportional to /a/, if a preset vM level is used to limit transistor “on” 
pulse widths, pulses may be terminated exactly at a specified magnetising current 
irrespective of load current changes to force uniform transformer core fluxing.
A closer examination of the currents in a push-pull converter, shows that during the 
"on" period of either switch, the secondary current reflected to the primary is simply
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i's = N-iSt but during the "off” period of both switches, i.e. during the dead time, 
although there is no primary current, a secondary current is circulated by the energy 
stored in the filter inductor, which diodes Di and D2 share (i.e. Dj and D2 conduct 
approximately is /  2).
Hence, during the dead time i ’s * N -is , and the difference between the primary and 
the secondary current reflected to the primary, does not give the magnetising current. 
Furthermore, this difference equals to -i's , i.e. it is negative. Fortunately, during the 
dead time it is not necessary to sense the primary magnetising current since it is zero. 
Therefore, during this period the negative output of the differential amplifier can 
simply be ignored. It will be seen later (see Sec. 4-7-2) how this can be achieved 
practically.
This solution to the flux imbalance problem, is particularly useful in high power level 
systems when a step-up transformer is employed since relatively high values of 
primary current will be switched. This technique does not interfere with conventional 
voltage or current-mode control of power converters.
The circuit in Fig. 4-6 was simulated with two values of load resistance Rl, 2Q and 
1MQ. The load current for the first case was 7 A, and for the second was about zero 
(no load). Fig. 4-7 shows the simulation results where vM is exactly 10(v;-v2) as the 
gain of the op-amp is set to 10, and vM = 0 during the dead time.
The next section describes an experimental push-pull converter that was designed and 
set up to demonstrate this method of equalising transformer-core flux excursions.
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4-7 PUSH-PULL PC/DC CONVERTER DESIGN PROCEDURE
4-7-1 Transformer Design
4-7-1-1 Transformer specifications
The push-pull dc/dc converter was designed in the usual way [3] to meet the 
following specifications:
Input voltage 30 V, output voltage 5 V, output current 12 A, operating frequency 25 
kHz. Transformer core size EC41/19/12, ferrite material grade 3C8, effective 
cross-sectional area is^4e = 121 mm2. The maximum throughput power of the core is 
150 W when used in a push-pull circuit switching at 25 kHz.
The range of transformer thermal resistance for the assumed core is (15.5 - 17) °C/W 
[3]. A value of 16 °CAV will be assumed.
4-7-1-2 Transformer power loss
If the thermal resistance, Rq, is 16 °C/W, and the maximum permitted temperature 
rise, Tr, is 40 °C, the total internal dissipation, Pm, is :
Pw = 5 l = ™  = 2.5 W
m Re 16
For optimum efficiency and if copper loss, Pc, is 44% of total losses [3], the core 
loss should be 2.5 x 0.44 = 1.1 W.
4-7-1-3 Optimum flux density
From the data sheets at 1.1 W core loss and 25 kHz, the peak flux change A0 is 
about 20 jiWb. The area of the core is 121 mm2. Therefore,
A* = 20001 * 165mT 
A. 121-10
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4-7-1-4 Calculating secondary turns
The number of turns required for each volt is :
T 20N / v  =  Qn _  = -------------------- = 1 0 0 2  t u m s / v 0 it
AB x A ,  0.165x121
where the period of the switching cycle is 1/25 kHz = 40 // s , and the maximum 
possible T on (if the dead time is zero ) for each half cycle is half of this period, or 20 
f* s.
If the efficiency of the converter is rj=15 %, then the input power, P1N, is :
P -3™ =J!L = go w
BJ rj 0.75
and the power loss will be 80-60=20 W.
If 80 % of this loss is in the secondary, then at 12 A (the maximum output current ), 
the effective voltage drop on the secondary circuit is (0.8 x 20) /12 = 1.33 V.
The assumed maximum Ton is 46 % of switching period for each transistor. The other 
4 % is left as a dead time. For two transistors, the maximum on time is 92 % . 
Assuming negligible voltage drop across winding resistance, the minimum required 
transformer secondary voltage is :
Vs =(5 + 1.33)/ 0.92 = 6.88 V 
The secondary turns now can be calculated :
N s = 6.88/1.002 = 6.866 turn
The assumed secondary turns is N s = 7
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4-7-1-5 Calculating primary turns
Primary turns should be calculated depending on the maximum input voltage. In this 
design ^ (min)= 25 V is assumed.
The calculated turns per volt is now 6.88 / 7 « 0.98 rather than 1.002 which was first 
assumed. Therefore, primary turns is calculated as:
N p = 25/ (6.88 / 7) « 25.4 turns 
The assumed primary turns is N p = 25 turns.
4-7-1-6 Splitting primary turns
In order to investigate the flux imbalance problem, one of the following parameters 
should be changed : NP, Vp or T0n- In our case it is not possible to change T0n  
separately for each transistor since it is defined by the control circuit. Vp, on the 
other hand, is fixed by the d.c. supply voltage and the voltage drop across the switch 
[see Eq. (4-3)] and can not be deliberately changed for each primary winding circuit 
unless, of course, a resistor or a diode is connected in series with one half of primary 
winding to reduce the voltage drop across that half. This, however, would cause 
high power loss if the primary current is high. The only practical parameter which 
can be used for flux imbalance investigation is NP. Therefore, one half of the primary, 
NPi, is wound with 25 turns, the other half, NP2, was split into two windings of 20 
turns and 5 turns, these two parts of A^ 2 are connected in series for normal operation. 
To create flux imbalance, the 5-tum winding is removed and the transformer then 
operates with NPi= 25 and NP2= 20.
4-7-2 Control Circuit Design
Fig. 4-8 shows the schematic diagram of the complete push-pull dc/dc converter. A 
voltage-mode control circuit (Ui = SG3525A) is used to demonstrate how the flux 
imbalance problem occurs at light-load. The shut-down input, SD (Pin 10), is used 
to terminate the “on” pulse when the primary or the magnetising current reaches a
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certain limit. The or function is achieved by D3 and D4. All other components 
around the control circuit are designed as recommended by Unitrode [5],
Three feedback loops exist: the first is used to maintain the output voltage constant 
through the voltage divider Ri and R2 , the second is used to sense the primary 
current by sensing the voltage drop across R3 and terminate the output signal when 
the current exceeds a threshold voltage set by R4 and Rs\ and the third is to sense the 
load current and subtract it from the primary current (after scaling), such that the 
resulting signal is proportional to the magnetising current. When the magnetising 
current reaches a limit defined by Re and R7, the control circuit is shutdown thus 
preventing any further increase in the magnetising current. A low noise operational 
amplifier, OPA27GP, is used to generate a signal proportional to the magnetising 
current, and is designed as recommended by Burr-Brown [8].
During the conduction periods of Qi and Q2, the primary current is higher than the 
reflected secondary current. In this case, the output of U3 is proportional to the 
magnetising current. During the dead time, this value is negative as described earlier, 
and the output of U2-B in this case will be negative and has no effect on the 
shutdown pin of the control circuit and it is simply ignored.
Switches Si and S2 are used to apply the two control methods (sensing the primary 
current and sensing the magnetising current) separately or together. Resistor R8  
should be connected between the shutdown pin and ground should Sj and S2 are left 
open, since pin 10 should not be left unconnected [5], All power supply inputs to the 
IC’s were decoupled by 100 nF ceramic capacitors very close to the power supply 
pins.
4-7-3 Current Transducer Connections
The current transducer used to sense the load current is an existing Hall-EfFect 
transducer type LTA 50 P/SP1, with a ratio of 1:1000 from LEM [9]. It is designed 
to measure a maximum current of 50 A. When used as a current transducer, its 
connections are as shown in Fig. 4-9. Decoupling capacitors should be connected 
between pins 2 and 6, and between these two pins and ground. The internal 100Q
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resistor can be used to produce a voltage proportional to the output current, but in 
the designed circuit another external resistor was used which is calculated as follows : 
From Fig. 4-8, the following can be written :
V, = R jr =  R^(i's +iM) = R /s  + R jM (4-13)
Nwhere i ’s =  Nis is the reflected secondary current and N  =  — —
N P
Rgis Rgi’s IN=   (4-14)
2 1000 1000
If Eq. (4-14) is subtracted from Eq. (4-13) after selecting Rg such that
R9 = 1000NR3 (4-15)
a formula for iM can be obtained:
(4-16)
R3 is chosen 0.235 Q , which gives Rg = 65.8 Q .
The difference vj-v2 is multiplied by the gain of the operational amplifier, 100k /1.8k, 
to get a reasonable output voltage signal.
4-7-4 Avoiding Series Sensing Resistors
It is possible to avoid having to use sensing resistors such as R3 in Fig. 4-8 by using a 
Hall-effect current transducer if the turns ratio, N , is carefully selected. If, say, N  =  
1/4, then four turns of a wire conducting the primary current are passed through the 
transducer in one direction, and one turn of a wire conducting the secondary current 
is passed in the other direction as shown in Fig. 4-10.
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The resulting induced magnetic field, and hence the output of the current transducer, 
is proportional to the magnetising current only. Quantitatively, the output current 
will be 4/a/ since 4 turns of the wire holding the primary current are wound on the 
transducer. During the dead time, the output of the current transducer is negative 
and, as described earlier, has no effect on the control circuit.
In this case, the current transducer is expected to give a small output current since 
is small. Therefore, if series sensing resistors are to be avoided, the chosen current 
transducer should be able to measure small currents with the required accuracy. The 
existing current transducer did not meet these requirements, therefore this approach 
was not followed. Alternatively, the number of windings on the transducer can be 
increased to increase the output signal.
4-7*5 Experimental Results
The circuit shown in Fig. 4-8 was tested practically. At the beginning Sj and & are 
left open and only an output voltage feedback is used to control the output voltage. 
The circuit exhibits flux imbalance when switch S2 is open, as shown in Fig. 4-11. 
This was seen at 12 A load current. When S2 is closed, i.e. the primary current is 
sensed, the flux imbalance disappeared, as shown in Fig. 4-12, and the same 
amplitude of magnetising current is shown in each half cycle. The load current has 
been reduced slowly until the voltage across R3 ( which is an indication of primary 
current ) decreased below the threshold voltage set by R5 (the inverting input of U2- 
A). At this time the flux imbalance appears again, as shown in Fig. 4-13, and it is 
clearly seen the difference in magnetising current in alternate half cycles. Now there 
is no effect of S2 whether it is open or closed.
The load current has been further decreased to about 3 A while the flux imbalance is 
still seen, at which time switch Si is closed. The magnetising current now is seen to 
have the same amplitude in alternate half cycles, as shown in Fig. 4-14. Reducing the 
current further has no effect on the shape of the magnetising current since it is 
subtracted from the primary current.
The same is applied using a current-mode control IC (UC3846) designed as 
recommended in [5] to work at about 40 kHz, as shown in Fig. 4-15. At heavy
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loads, although deliberate flux imbalance is used, the peak primary current is the 
same each half cycle. At light loads, the flux imbalance appears and the transformer 
saturates in one direction. This has been seen as an upwards concavity on the ramp 
of the primary current waveform in each second half cycle.
It is worth noting here is that any improper scaling of the currents, the subtraction 
will not give a component proportional to the magnetising current. In this case there 
will be some effect of load current changes on the magnetising current, but if the 
error in scaling currents is small, the change in magnetising current can be ignored. 
Fig. 4-16 shows photographs for the practical push-pull dc/dc converter together 
with the test setup.
4-8 FLUX IMBALANCE IN OTHER DC/DC CONVERTERS
Flux imbalance can also occur in other dc/dc converters that use the upper and lower 
half of the hysteresis loop, such as half- and full-bridge converters.
Half-bridge circuits employ two series capacitors to provide a point which holds half 
the d.c. supply voltage. If the values of these two capacitors are not identical, the 
junction between them will not be at half the supply voltage. This applies different 
voltages at the primary in each half cycle, thus increasing the possibility of flux 
imbalance. To solve this problem in half-bridge circuits, which are used at relatively 
low power, a small non-polarised capacitor can usually be placed in series with the 
primary to stop the d.c. bias caused by the flux imbalance.
In full-bridge converters, flux imbalance can still occur, but it is less likely than in 
half-bridge circuits [2] since the former do not have the two series capacitors, 
especially if MOSFET’s are used.
One advantage of half- and fiill-bridge circuits over push-pull ones, is that the flux 
imbalance in the latter caused by the difference in primary winding turns and its 




One of the main drawbacks of push-pull power-converter circuits is flux imbalance, 
which can be solved using current-mode control. Since the power device current is 
limited, it is safe but not very efficient since the main power device(s) are having to 
switch a high magnetising current. Therefore, magnetising-current-mode control may 
be used, in which the maximum switch duty-cycle is electronically limited so that a 
predetermined value of magnetising current is not exceeded irrespective of load 
current changes. This forces a uniform transformer core fluxing.
This technique can be combined with conventional current-mode control if primary 
current protection is required.
A push-pull converter use both primary and magnetising current mode control has 
been designed and practically tested. The results show that at light load, flux 
imbalance is still a possibility when detecting only the primary current. When the 
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Fig. 4-2 The power stage of a push-pull converter
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Fig. 4-3 a) Unequal tum-on pulses and b) the associated hysteresis loops which 
move slowly into saturation due to volt-second integral inequality
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Fig. 4-4 Transformer losses versus flux density [3]
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Fig. 4-5 A differential amplifier employing one op-amp
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Fig. 4-6 Sensing magnetising current in push-pull converters
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Fig. 4-7 The magnetising current and output voltage of the differential amplifier for 
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Fig. 4-8 A push-pull dc/dc converter used to investigate flux imbalance
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a) Internal b) External
Fig. 4-9 Current transducer connections
Current transducer
Fig. 4-10 Avoiding series resistance by using only a current transducer to subtract the 
load current from the primary current
Fig. 4-11 Transformer magnetising current showing core flux imbalance: no current 
mode control is used
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Fig. 4-12 Transformer magnetising current showing no core flux imbalance at 12 A 
load current when current-mode control is used
C*i -
Fig. 4-13 Transformer magnetising current showing core flux imbalance at 3 A load 
current even when current-mode control is used
85
s / s  /  d<if
Fig. 4-14 Transformer magnetising current showing the absence of flux imbalance 
when magnetising-current-mode control is used even at light loads
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Fig. 4-15 Push-pull dc/dc converter using current-mode control
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b)
Fig. 4-16 Photographs for the practical push-pull dc/dc converter with the test setup
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Chapter Five
PUSH-PULL DC/DC CONVERTER USING 
THREE-PHASE TRANSFORMER
5-1 INTRODUCTION
Transformers are relatively heavy components, which occupy a lot of space and are 
costly. Therefore, it is desirable to reduce their size or even to eliminate them from 
circuits wherever possible. Unfortunately, in many power electronics systems, 
transformers are likely to remain essential, and hence future converter power density 
improvements necessitate further reduction in transformer size and weight through 
better optimized transformer design, improvement in core material, or novel 
converter topologies.
Three-phase transformers, as will be seen in details in Ch. 14, have less weight and 
size compared with three single-phase transformers that deliver the same power. 
Therefore, the application of using three-phase transformer in dc/dc converters has 
been examined in the hope of achieving an overall improvement in power density. 
The idea is found to be easily applied on push-pull converters.
Fig. 5-1 shows a three-phase transformer, with primary and secondary voltages and 
the flux phasing in each limb.
The idea of employing a three-phase transformer in dc/dc converters, is to apply three 
voltage pulses across the three primary windings alternately in such a way that the 
flux in each limb changes from point 3 to point 1 on the hysteresis loop (see Fig. 5-2) 
when the pulses are applied to the associated primary windings in turn. During a
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second pulse, the flux in the appropriate limbs moves down from point 1 to point 2, 
and during a third pulse, the flux moves further down from point 2 back to point 3. 
These cyclic changes in limb-fluxes fa and fa lag fa by 120° and 240°, respectively.
If this can be realized, then each time one of the limbs is active, the flux in this limb 
changes from - B ^  to +£max, making an excursion of IB ^ . In this case, the limb is 
fully utilized and a maximum power throughput is obtained since the power which the 
transformer can deliver is given by:
where P is the available power for transfer [W],
Ve is the effective core volume [m3], 
fsw is the switching frequency [Hz],
-  Bmax and Bmax are the minimum and maximum flux densities [T], and 
H  is the magnetic field strength [A/m].
For more details on effective and actual core parameters, see App. (5).
5-2 PRINCIPLE OF OPERATION
The circuit shown in Fig. 5-3 is used to describe the principle of operation of using a 
three-phase transformer in dc/dc converters.
Let us assume that the flux in the first limb is - B ^ ,  in the second limb is zero, and in 
the third limb is +£max (points 3, 2 and 1 in Fig. 5-2, respectively). Let us also 
assume that switch Q\ is turned “on” at time to -  0 as shown in Fig. 5-4a. The 
primary voltage vpy will be effectively Vdc ignoring the voltage drop across Q\. This 
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(5-2)
The maximum Ton =  ti-to  and the primary turns are chosen to achieve the maximum 
required 2?max = ^max / Ae. In this case, the change in the flux in the first limb is from 
- m^ax to +Anax or • This flux flows upwards in the first limb, and returns in 
limbs 2 and 3. Assuming symmetrical magnetic paths, the flux will be divided equally 
between limbs 2 and 3, making a change of <f>max in each limb. The flux in the second 
limb moves from zero to , while that in the third limb moves from +dmav tot  max 1 t  max
zero.
Ignoring the voltage drop across the power switch, the voltage across the first 
primary, vP1, is approximately Vd c - Because the flux in the second and third limbs is 
half of the flux in the first limb and in the opposite direction, the voltage induced at 
the second and third primary windings due to this flux is half of that across the first 
primary winding and in the opposite direction, i.e. -Vd c / 2 . Therefore, the voltage 
across power switches Q2 and Q3 is:
vDS2 = vDS3= ^ c - ( - ^ )  = 1.5Fdc (5-3)
The secondary voltages will be the same as the primary voltages but scaled by the 
turns ratio such that D\ conducts while D2 and D3 are reverse-biased and cut off. 
During the second pulse, primary P2 is active. The flux in limb 2 changes from 
~^ max t0 +^ max > flux in limb 3 changes from zero to and the flux in limb 1 
changes from +^max to zero. During this second pulse, D2 conducts while Di and D3 
are cut off. The voltage across the first and third primary windings will be -IW 2 and 
that across Qi and Q3 is 1.5 Vdc.
The same is also applied for the third limb during the third pulse.
Fig. 5-4b shows the expected flux in each limb, Fig. 5-4c shows one of the primary 
voltages, and Fig. 5-4d shows the expected voltage across the power switches.
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5-3 THE CONTROL CIRCUIT
Fig. 5-5 shows the circuit used to generate the three driving signals for the three- 
phase push-pull dc/dc converter. The principle of operation is as follows:
Ui generates the switching frequency which produces the sawtooth signal, Vsr, as 
shown in Fig. 5-6a. R4, Rs and C2 (see U6-A) are chosen to produce an
approximately linear sawtooth signal, Vsr, which is compared with a reference 
voltage, V ref, defined by Rs and Rv2 which sets the pulse width at pin 2 of U6-A, as 
shown in Fig. 5-6b. Rvi is used to control the switching frequency, and C5 is used to 
generate a soft start.
U2-A and B generate two clock signals, CLKi and CLK2, as shown in Fig. 5-6c and d 
with the falling edge of CLKi generating CLK2. CLKi and CLK2 are applied to a set of 
D-type flip-flops to generate the 3-phase 120° displaced driving signals as follows:
On start-up, the non-inverting input of U5-B is lower than the inverting input, 
causing the output to be low. This causes the output of U3-B and U4-A to be high, 
while all other outputs of the D-type flip-flops are low. Also, the output of U7-D 
will be low, forcing all outputs Vi, V2 and V3 to be low, which is the start-up state of 
the control circuit. CLKi and CLK2 at this time have no effect on the outputs of the 
flip-flops. C3 charges through Ru, and when the voltage across it increases slightly 
above 6V, the output of U5-B takes the supply voltage (12V). This causes the 
output of U7-D to follow Vsw- If at this moment Vsw is high, Vi switches high and V2 
and V3 remain low. If it is assumed that it is the turn of CLKi pulse, “zero” will be 
transferred from the input of U3-B to its output, and “one” will be transferred from 
the input of U4-B to its output. If now Vsw is high, V2 will be high, while Vi and V3 
will be low. This stays until the second pulse of CLKi. When CLK2 switches high, 
“one” will be transferred to the output of U5-A and “zero” to the output of U4-A, 
while the output of U3-A stays “zero”. If now Vsw is high, V3 will be high and Vi and 
V2 will be low, and the waveforms shown in Fig. 5-6e, f  and g are obtained. The 
same argument is applied if it is assumed that CLK2 comes before CLKi.
From the above, it can be seen that two outputs cannot be high at the same time.
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Table 5-1 lists the integrated circuits used in the control board.
Symbol Type-number Function
U1 CA555CE Timer
U2 MM54C221N Dual monostable multivibrator
U3-5 MM74C74N Dual D-type flip-flop
U6 LM139J Quad comparator
U7 MM74C08N Quad 2-input AND gate
U8 MM74C04N Hex inverters
U9,10 ICL7667CPA MOSFET driver
Table 5-1 The integrated circuits used in the control board
5-4 PRACTICAL WAVEFORMS
5-4-1 A Pure Resistive Load
To test the idea of using a three phase transformer in dc/dc converters, the circuit 
shown in Fig. 5-7 was used. In order to test the basic operation of the circuit, a 
purely resistive load was first assumed to be connected. Fig. 5-8 shows the driving 
signals Vj, V2 and V3 which are generated from the control circuit shown in Fig. 5-5.
5-4-1-1 The specifications of the circuit
Switching frequency, fsw -  20 kHz, with a switching period, Tsw = 50 jis,
Input voltage, Vdc = 100 V,
Pulse width, /V =  11.2 ps,
Load resistance, Rl = 18 f i  on each output.
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Qi = Q2 = Qs= MOSFET type IRFP450 (500V/13A),
Three-phase transformer: core size EC70, material grade: 3C80, NP = 45 turns, Ns = 
11 turns, and 3-star connected winding pairs.
5-4-1-2 Practical waveforms
Fig. 5-9 shows the driving signal, Vu the drain-source voltage, VDsi, and the 
secondary voltage, VSj. The amplitude of the control signal V} is 12V with a pulse 
width of 11.2 (is.
When Vj is high, Qi is “on”, and Vdsi is almost zero. The total supply voltage Vdc is 
applied to the primary P2y and is transformed by the turns ratio to the secondary. The 
output Vsi will be:
rsi =  V DC J T  = 100  X ^  = 24.4 V (5-4)
When the control signal Vi falls to zero, Qi is turned “off’ and the voltage across it, 
Vd si, increases to Vdc = 100 V (time period tj to t2). At t = t2 ,Q 2 is turned on and, 
as described earlier, Vdsi increases to:
VDsi= 1.5 Vdc = 1.5 x 100= 150 V (5-5)
When Q2 transfers to “off’ at t = t3, VDsi becomes Vdc = 100 V. At t = t4, Qs is 
turned “on” and Vdsi also takes 150V until t = t5i at which time Q$ becomes “off‘ 
and Vdsi — 100V. At t = te the whole cycle repeats.
Ignoring the overshoot in Vd si, and the very small shift of the waveform downwards 
(which may be due measurement errors), it may be seen that there is some similarity 
with waveform, Vd si, shown in Fig. 5-4d. The overshoot of Vdsi waveform shown as 
rounded edges may be due to resonance between the transformer primary leakage 
inductance and the capacitance of the power switches and snubber capacitance of the 
output rectifier diodes.
Concerning VSI in Fig. 5-9, when Qi is “on”, VSj ~ 24V, as calculated in Eq. (5-4). 
When Qi is “off” (time period ti to t2), Vsi = 0. When Q2 or Qs is “off”, Vsi becomes
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half of its value when Qj is “on”, i.e. VSi » 12V. Also, Vsi in Fig. 5-9 resembles the 
ideal Vsi in Fig. 5-4c.
Fig. 5-10 shows the three outputs together with one of the driving signals, Vj, while 
Fig. 5-11 shows the input current Im absorbed from the input voltage Vdc.
5-4-2 Rectified and Filtered Output
Fig. 5-3 shows the practical push-pull converter using a three-phase transformer. 
The specifications for the circuit are largely described above. In addition:
Dj= D2-  D3 = BYW30-150 (12A/150V) fast recovery rectifier,
L=  1.5 mH, C = 4600 pF withREsr — 40 mfl, Rl = 9.2 Q.
Fig. 5-12 shows different waveforms for the circuit shown in Fig. 5-3 
Further examination of the circuit shown in Fig. 5-3 shows that during the “on” time 
of, say, Qi, the flux in the first limb increases linearly at a rate defined by V ^  / N P . 
In this case, Di conducts since Vsi is positive, and passes a current to the load, while 
L  stores energy given by 1 /2L I2TON (assuming constant load current, I).
During the same “on” time of Qi, the change in the flux in the other two limbs will 
be, in theory, half of the flux in the first limb and in the opposite direction. 
Therefore, the voltages VS2 and VS3 induced in the other two secondaries will be half 
Vsi and in the opposite direction. D2 and D3 are therefore reverse-biased.
At the end of this “on” period, Qi opens. In this case, the energy stored in L  forces 
the current to keep flowing in the same direction. This causes all diodes D 1.3 to 
conduct and share the load current such that each diode and the associated secondary 
conduct almost 1/3. The same explanation that applies to single-phase push-pull 
converter operation during this phase (see Sec. 2-1-1) also applies here. That is, the 
flux during the dead time is virtually constant. Therefore, no voltage is induced at 
the secondary windings and, hence, at the primary windings. Therefore, Vos equals 
to Vdc  during the dead time.
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5-5 ADVANTAGES OF THREE-PHASE PUSH-PULL CONVERTERS
1. The main advantage of this circuit, as has been described, is that the power 
switches operate at drain or collector stress voltage of about 1.5 Vdc compared to 
2 Vdc in single-phase push-pull converters. Therefore, this topology is favored for 
off-line applications over the conventional push-pull circuits.
2. Since three output pulses exist in one complete switching cycle, the output voltage 
ripple is less than that in conventional push-pull circuits where only two pulses 
exist. In other words, for the same output ripple level, the required filter size will 
be smaller.
3. Since three switches and three diodes are used, the average current per device is 
smaller. Therefore, when the limiting factor is the average current, this circuit can 
handle higher load currents.
5-6 DISADVANTAGES OF THREE-PHASE PUSH-PULL CONVERTERS
1. The main disadvantage of the proposed circuit is that one primary is active at a 
time. Hence, the primary winding utilization of the transformer is less than that in 
the conventional push-pull circuits.
2. The same also applies for the power-semiconductor switches and rectifiers.
3. For a given output power, switching losses are slightly higher(«13%) than the 
normal push-pull converters because three switches and diodes are active in each 
cycle. However, the conduction power loss is virtually the same.
4. This converter is likely to be more expensive than normal push-pull converters 









42 mm 23 mm > 70 mm












- t . l t 1 . 1
" «(TX1)
Fig. 5-2 Hysteresis loop showing the expected positions of flux densities in each limb 


















Fig. 5-4 Typical waveforms for the three-phase dc/dc push-pull converter a) control 




















Fig. 5-7 A pure resistive-load three-phase push-pull converter
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Fig. 5-8 The control signals: Ver.: lOV/div, Hor.: 10|is/div
Control signal: lOV/div
vDSl: 20V/div
vs i : 20V/div
— H—
_ __ L





Fig. 5-10 Practical secondary voltages and one of the control signals
The input current: 1 A/div
Control signal 
lOV/div, 10/is/div





I  vSl: 20V/div
T
. vDSl : 50V/div
0 Control signal: lOV/div




LOW-FREQUENCY DC/AC INVERTERS USING HIGH- 
FREQUENCY TRANSFORMERS AND POWER DEVICES
6-1 INTRODUCTION
dc/ac inverters are widely used in un-interruptable power supplies and a.c. motor 
drives to generate a sinusoidal a.c. output at the required frequency. They are now 
commonly implemented using single- or three-phase voltage-source inverter bridges, 
comprising four or six transistors and freewheel diodes, which are controlled using 
sine-weighted PWM techniques [1-3]. Alternative inverter topologies and control 
methods also exist but are gradually being superseded by the voltage-source inverter 
as fast, more easily controlled, power semiconductor devices become available in 
higher and higher current and voltage ratings, e.g. MOSFETs, IGBTs, GTOs.
In the simplest systems, naturally-sampled PWM is generated as shown in Fig. 6-la, 
where a sinusoidal signal (the control signal, fo) at the required frequency is 
compared with a ramp or triangular signal (the carrier signal, fsw) at a much higher 
frequency (preferably f m  / f 0 »  10) to determine the switching pattern. The result 
is a constant frequency pulsed waveform in which the pulse widths are modulated by 
the low-frequency signal, as shown in Fig. 6-lb. If this signal is filtered by a low-pass 
filter, the high-frequency content will be very much attenuated, and the output 
waveform is approximately sinusoidal and phase-shifted due to the output low-pass 
filter, as shown in Fig. 6-lb.
In conventional low-frequency inverters, the transformer core flux varies sinusoidally 
as shown in Fig. 6-2a, and the transformer must be designed to operate at the low
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output frequency, usually about 50/60 Hz or 400 Hz. Iron powder or laminated steel 
cores are, therefore, used for such applications. This low-frequency transformer adds 
significantly to the overall weight and volume of the inverter system.
However, if the core flux is forced to reset to zero at the end of each high-frequency 
switching cycle, fsw, as shown in Fig. 6-2b, the transformer can now be designed for 
operation at the high switching frequency rather than at the low output frequency. 
Ferrite cores can, therefore, be used giving a much reduced transformer weight and 
size and, hence, cost [see Sec. (6-5)].
This technique has been applied in push-pull [4] and single-ended forward-converter 
[5-6] inverters. However, the methods of controlling the power devices and the core 
flux waveforms have not been clearly described. A study has, therefore, been 
conducted to apply this technique to the most commonly-used transformer-isolated 
power converter topologies. The principle of operation of each topology is first 
presented including the control method, followed by an estimation of the power 
device voltage and current ratings required. Conduction and switching power losses 
are evaluated for each topology over a wide g ra n g e , and given to allow comparison 
of converter performance.
6-2 INVERTER TOPOLOGIES
This section presents the principle of operation of the main low-frequency inverters 
that use high-frequency transformers and devices, including the control method.
Fig's 6-3 a, b and c show push-pull, half-bridge and full-bridge inverters that use low- 
frequency transformers, and Fig. 6-4 shows typical waveforms for operation with 
heavy output filtering and connection to a resistive load. Fig. 6-4a shows the low- 
frequency modulation and the high-frequency triangle signals which give the PWM 
waveform shown in Fig. 6-4b. This PWM waveform controls switch Qi in Fig. 6-3a, 
whereas a reverse version of it controls switch Q2, as shown in Fig. 6-4c. The 
resulting transformer secondary voltage looks like that shown in Fig. 6-4d, which,
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when averaged through the output filter, gives a similar waveform to that of the 
modulation signal, as shown in Fig. 6-4e. The variation in transformer core flux 
density looks like that shown in Fig. 6-4f. The fundamental component of the core­
flux density is changing at the low output frequency. This requires that the 
transformer must be designed at this low frequency, which results in a high system 
weight and volume. Therefore, if no galvanic isolation is required, half- and fiill- 
bridge inverters may be used without transformers, as shown in Fig. 6-5, and 
considerable weight, size and cost savings will thereby be achieved.
The principles of operation of the low-frequency inverters are covered in [1-2] and 
are, therefore, not included here. However, the power losses and power devices 
voltage and current ratings for these and the high-frequency inverters are estimated.
6-2-1 High-frequency forward-converter inverters
Fig. 6-6a shows the power stage of a high-frequency single-ended forward-converter 
inverter, and Fig. 6-7 shows typical waveforms for this inverter.
It can be seen that the primary and reset circuits are identical to the normal forward 
converter. However, the secondary circuit comprises two secondary windings and 
associated rectifiers and freewheeling diodes, and two secondary power 
semiconductor switches which are shown as mechanical switches for clarity.
Switch Qi is controlled in the normal way by PWM pulses at high frequency, as 
shown in Fig. 6-7b. During the first positive half of the output low frequency, Q2  is 
turned on. Positive PWM pulses are applied to the output filter similar to those 
shown in Fig. 6-7b. During the negative half of the output frequency, Q3 is turned on 
and Qi is turned off. Negative PWM pulses are, therefore, applied to the output 
filter. As a result of this, a similar waveform to the modulating signal is obtained 
from the output of the filter which averages the positive and negative PWM pulses, 
as shown in Fig. 6-7c.
The transformer flux density varies as shown in Fig. 6-7d and is switched at high 
frequency as in the normal forward converters. Therefore, a much smaller 
transformer may be used. Switches Q2 and Q3 are referenced to ground and, hence, 
their driving circuit is very much simplified.
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Fig. 6-6b shows a high-frequency double-ended forward-converter inverter which is 
controlled in the same way but uses two primary switches to reduce the voltage stress 
across the power switches.
6-2-2 High-frequency push-pull inverters
Fig. 6-8 shows the power stage of a push-pull inverter which uses a high-frequency 
transformer and Fig. 6-9 shows typical waveforms obtained using this inverter.
PWM pulses, Fig. 6-9b, are obtained in the normal way, as shown in Fig. 6-9a. 
Every other pulse of the PWM waveform controls one of the primary switches, as 
shown in Fig. 6-9c and d. Q3 and Q4 are controlled by a low-frequency signal as 
described in Sec. (6-2-1). The waveform at the input of the LC filter will be PWM 
pulses, as shown in Fig. 6-9e when Q3 is "on" and Q4 is "off". When Q4 is "on" and 
Q3 is "off", negative PWM pulses are obtained (not shown). Therefore, the output of 
the LC filter will be the average of these pulses, i.e. a sinusoidal low-frequency 
waveform if the modulating signal is sinusoidal. With this control method, the flux 
density returns to zero within each switching cycle, or period Ts, and increases in the 
opposite direction during the next switching cycle, as shown in Fig. 6-9g. Therefore, 
the transformer may be designed to operate at high frequency, thus considerably 
reducing the weight and volume of the inverter. Fig. 6-10 shows how driving pulses 
vA and vB in Fig. 6-9 may be generated in practice.
6-2-3 High-frequency bridge inverters
Fig. 6-11 shows half- and full-bridge inverters using high-frequency transformers. 
The same control method used in high-frequency push-pull inverters is also applied to 
these inverters.
6-2-4 Boost converter as a pre-regulator
A dc/dc boost pre-regulator may be added to any of the above dc/ac inverter 
topologies to provide the required input d.c. voltage. This has the advantages of
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increasing and stabilising the d.c. supply voltage to the inverter, thus reducing the 
peak primary current and, therefore, reducing power losses, as will be described in 
Ch. 7.
6-3 CALCULATING PEAK PRIMARY CURRENTS IN DC/AC INVERTERS
6-3-1 Single- and double-ended forward-converter inverters
In forward converters, one transformer-drive voltage pulse is produced in each 
switching cycle. In inverters based on the forward converter, the widths of these 
pulses vary sinusoidally with the maximum pulse widths occurring at the peaks of the 
sinewave. The pulse widths also depend on the amplitude modulation depth, ma, and 
have a maximum value of:
To n  (mm) ~ m a ! fsw  (6-1)
A A A,
where ma = VM / Vc is the amplitude modulation depth, VM is the peak modulation
a
signal amplitude and Vc is the peak carrier signal amplitude.
Assuming the efficiency of the inverter is i j  from the d.c. supply voltage, Vdc, to the 
final r.m.s. a.c. voltage, Vo, the input power may be written as:
To deliver specific Po, the maximum inverter transformer primary current will occur 
at minimum d.c. supply voltage, Voc^m)- Therefore it should be calculated at this 
voltage to determine the minimum inverter switch current rating.
First, peak inverter transformer primary current will be determined as a function of
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nominal V d c ,  P o  and other inverter parameters. Because f s w  is normally far greater 
than the maximum modulating-signal frequency, f o  (i.e. f s w  Ifo  >100), PWM pulse 
widths at any switching cycle within the modulating-signal period may be 
approximated by Eq. (6-3), iff s w  is assumed an integer multiple of f o .
TONk=-^£-smcotk (6-3)
JSW
where tk =kTs and k = 1, 2, 3 , . . . , /^  / f 0
Initially, transformer magnetising current will be neglected and it will be assumed that 
the approximate primary current at any switching instant is given by:
h  (tk ) = h  sin(a*k ~ $) (6-4)
where I P is the peak primary current and <f) is the phase shift between the reference 
sinewave signal (the modulating waveform) and the primary current waveform.
The input energy delivered during any switching cycle to the output through the 
transformer, neglecting the voltage drop across the primary switches and assuming 
that the current is approximately constant during the turn-on time, is:
Ej(tk)= jvidr (6-5a)
o
(tk ) = V ^ip  (tk )T0Nk = Vpyclp sin(aXk -  <(>) sin a*k
Jsw
Ej (tk ) = FP ^ - a- sin(fitf* -  <j>) sin aXk
G* Jsw
Et (tk ) = —  sin(oXk -  f)  sin cotk AO (6-5b)
to
where A0=— ——  = -^ -  (6-6)
fsw I fo  mf
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The input power is the average of Eq. (6-5b) over the output-frequency, fo, half­
cycle, as given by Eq. (6-7).




yZ j VD chma sin(fijr* -  <f>) sin cotkA0
K
(6-7)
where k6 = — mf  and mf
* 2  k f  f  f 0
If the switching frequency is much higher than the low output frequency, as it is the 
case in most applications, then the discrete form of Eq. (6-7) may be approximated to 
the continuous form of Eq. (6-8), which is obtained by letting A0 reduce to zero.
Combining Eq's (6-2) and (6-9), and solving for I P, gives Eq. (6-10).
Two other current components should also be added to the above calculated current; 
the first is the primary magnetising current; the second is the output filter ripple 
current as seen by the primary circuit. Both current components should be calculated 
at minimum d.c. input voltage.
Since power losses are calculated at minimum d.c. supply voltage, Voctmmh the peak 
magnetising current will also be estimated at this voltage, as given by Eq. (6-11).
J PDcIpma sin(0 -  (f>) sin QdO (6-8)
(6-9)
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1 1QS(fnut) m V
I m  = y —  f ^ T mln) (6'H>
L M  n L M  L M J S f V
where Lu is the primary magnetising inductance, and fsw is the switching frequency. 
This current component is assumed to be less than 5% of the primary r.m.s. current. 
The filter ripple current reflected to the primary may be estimated as follows:
NP Lf
- j v Fdt (6- 12)
where Lf is the filter inductance value and Vf is the voltage difference between the 
inductor terminals. In fact, this voltage difference varies during the switching cycle 
and can not be easily calculated. Also this voltage changes with filter inductance and 
capacitance values as these define the phase lag between the filter input and output 
voltages. Assuming zero phase lag at the output frequency, and neglecting the 
voltage drop across the rectifier diode, the output voltage peak may be defined as:
*70 = '» o * S ( m in )  ( 6 - 1 3 )
where Vs(mn) is the secondary pulse amplitude at minimum d.c. input voltage, Vocfmm)- 
Assuming constant filter input and output voltages during the switching cycle, the 
ripple current may be written as:
IR  j  (^S(min) ^ a ^ ( m in )  (max)
■L'F
j  N s  V S(min) _  1
\ t  t v a  )  a
h  =
N p Lf V " a fsw
N"  ' 2 V,
\ N P;
“ ma( l - mj  (6-14)
LfI sw
Usually, this value is assumed to be less than 10% of the primary load current.
i l l
a ' DC(min) DC(min)
Lm/ sw \NpJ LFf sw
DC (min) (6-15)
where N = Ns /  N P is the transformer turns ratio.
To include the effect of IM and IR in determining the current rating of switches
connected in the transformer primary circuit, a factor A/ will be used, whereby
6-3-2 Half-bridge inverters
In half-bridge inverters, although half of the d.c. supply voltage is applied to the 
primary, the maximum transistor conduction duty-cycle is allowed to be double that 
in forward-converter inverters. Therefore, the peak primary current in half-bridge 
inverters, ignoring the ripple and magnetising currents, is the same as in forward- 
converter inverters, i.e.
i P =—  ^2------  (6-17)
V ma *DC(min)C°S0
where ma in this topology is double that in forward-converter inverters, which gives 
the same peak current.
A/ = (IM +1R) / IP . This modifies the peak primary current as given by Eq. (6-16).
i P = ( i + a / ) —  ----------- ^ -------
n- l » a  V D C ( m in) COS 0
(6-16)
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6-3-3 Push-pull and full-bridge inverters
In push-pull and full-bridge inverters, because the maximum transistor conduction 
duty-cycle and hence the maximum value of ma is also allowed to be double that in 
forward-converter inverters, and the full d.c. supply voltage is applied to the 
transformer primary winding, the peak primary current to deliver the same output 
power will be half of that in the former two topologies, i.e.
i P =— --------- ^ ------  (6-18)
V m„ VdC(min) COS 0
where ma is double that in forward-converter inverters, which gives half the peak 
current in the first two topologies.
6-3-4 Flyback inverters
Low-frequency flyback inverters using high-frequency transformers and devices have 
also been studied. It has been found that due to the principle of operation of flyback 
circuits, and because of the unavoidable phase shift between the output voltage and 
current due to the output filter capacitor, the current in the transformer secondary- 
winding will not reset properly when the output voltage is small or in opposite 
direction to the secondary current. A summary of this will now follow.
Fig. 6-12a shows the power stage of a flyback inverter using high-frequency 
transformer, Fig. 6-12b shows the fundamental components of the output voltage and 
the secondary current, and Fig. 6-12c shows the instantaneous secondary current. 
From Fig. 6-12b and c, Eq's (6-19) to (6-21) may be written, where TR is the 
secondary current reset time, Ls is the secondary winding inductance, is is the peak 
secondary current at the end of each on-period and v0 is the output voltage.
is = is sM(ot (6-19)
v0 = VQ sin(<af -  <f>) (6-20)
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d*s _ vo 
dt Ls
ls _ vo 
Tr Ls
(6 -2 1 )
Therefore, a formula for TR may now be written:
Is sm at (6-22)
If 0 = 0, Tr = LSIS /V0 = constant, the secondary current is reset each switching 
cycle and the circuit operates in discontinuous conduction mode in the normal way. 
However, because the circuit has an output filter capacitor, the voltage always lags 
the current even with a purely resistive load. Therefore, when the voltage is zero, the 
current has a large value and it cannot reset against the small voltage. This case is 
worse when the voltage and current are in opposite directions. In this case, TR is 
negative, i.e. the load filter capacitor becomes the source where the current flows 
from the capacitor to the inductor. This, of course, causes the transformer core to 
move into saturation.
The second problem with this technique is that when any of the secondary switches, 
Q2 or Q3, are turned on, the output voltage is not zero due to the phase shift. This 
causes a high current spike to flow in these switches and the associated secondary 
winding.
Some of design equations are included in App. (6) as a reference. These equations 
have been checked with PSPICE simulation results and found to agree very well.
The circuit in Fig. 6-13 was simulated using the design equations given in App. (6) 
and using two inductors, Li and L2, rather than a transformer. Fig. 6-14 shows the 
output voltage and secondary currents at 20 kHz switching frequency. It can be seen 
that at the end of the first half of the low-frequency waveform (at 10 ms) when S3 is 
turned on, the current is zero whereas, because of the phase shift between the voltage 
and the current, the voltage still has a high value. This causes a high current spike in 
the tumed-on switch and the associated inductor due to this voltage.
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Therefore, it seems that there is an inherent problem in using flyback circuits in dc/ac 
inverters because the output filter is effectively current fed rather than voltage fed as 
in all other transformer-isolated topologies.
6-4 SWITCH UTILISATION RATIO IN DC/AC INVERTERS
As described in [1], switch utilisation ratio may be given by Eq. (6-23), where V0 is 
the output r.m.s voltage, Io is the output r.m.s. current, q is number of the power 
switches in the inverter, VR is the maximum switch voltage stress and I P is the 
maximum switch current, and assuming ma < 1.
Switch Utilisation Ratio, SUR = (6-23)
qVrI p
Since the maximum switch current, I P was derived as a function of the output 
power, Poy Eq. (6-24) will be used instead to define the switch utilisation ratio, SUR.
SUR = - ^ r  (6-24)
QVrJ p
This will first be evaluated for low-frequency push-pull inverters, and then to all other 
topologies.
2 P
For low-frequency push-pull inverters, q = 2, VR - 2FDC(max), Jp  ----- 2-----
m a fD C (mm) COS 0
which gives:
SURX = ___________ P°    = ,FpC(- 'n) (6-25)
^  ^ D C  (max)
2 ________ P p  8  VDC (max)
W a  VDC(min) COS^
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Table (6-1) shows the power switch peak current, I P, the maximum switch voltage 
stress, VR, and the switch utilisation ratio, SUR, for all the inverter topologies 
previously described. Since the maximum value of ma is 0.5 in both single- and 
double-ended forward-converter inverters, and 1 for all other topologies, a general 
formula was used to describe IP and SUR using these two values.
As in dc/dc converters, push-pull and single-ended forward-converter inverters are 
not favoured for off-line applications due to the high reverse voltage which the power 
semiconductors must withstand, as can be seen in the VR field in Table (6-1). With 
these circuits, an extra margin of about 30% of the calculated 2 Vocfmax) should be 
added, which is represented by the Av factor, to accommodate primary leakage- 
inductance voltage spikes.
It can be seen in row 11 of Table (6-1), that, where a boost converter is used as a 
pre-regulator to any of the previous topologies, the peak current is considerably 
reduced. In fact, the value of Vocfmm) in the case of inverters designed to operate 
over the entire universal-input-voltage, i.e. (85-265)V a.c., is 120 V d.c.; whereas if a 
boost converter is used as a pre-regulator, this voltage will generally be above 375 V 
d.c. A reduction in the peak primary current of more than three times may, therefore, 
be achieved. The advantage of reduced inverter device cost and more efficient 
simpler design, because of the more tightly controlled inverter operating voltage and 
peak current, therefore, has to be weighed against the disadvantages of increased 
system complexity.
The lower SUR of the high-frequency dc/ac inverters shown in Table (6-1), largely, 
arises because extra switches are required to force bidirection magnetisation, or full 
reset, of the ferrite-cored transformers which must be reset during every switching 
cycle rather than during the output frequency period.
Table (6-1) alone is insufficient to make a judgement about the practicability of the 
high-frequency inverter systems. Other factors, such as inverter switching and 
conduction power losses and transformer volume and weight, must also be 
considered. Power losses have been separately studied in Ch. 7, whereas transformer 
volume and core estimation is considered next.
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No Topology Ab Vr Absolute SUR Switch No., q
1 L.F. Push-pull i Pi= (  l+A /)2 p°
7 VdC(min) 008 ^
(2 + Av) VoCfmax) SUR\= cos ^
% ^DC (max)
2
2 L.F. Half-Bridge 2IPl D^C(max) SURi 2
3 L.F. Full-Bridge h i VoCfmax) SURi 4
4 H.F. S-E Forward 2In (2 + Av) VcCfmax) 0.33 SURi 3
5 H.F. D-E 
Forward
2ipy Vr>C(max) 0.5 SURi 4
6 H.F. Push-Pull h i (2 + Av) Vocfmax) 0.5 SURi 4
7 H.F. Half-Bridge i i Pl VDC (max) 0.5 SURi 4
8 H.F. Full-Bridge h i VnCfmax) 0.75 SURi 6
9 L.F. Half-Bridge 
no transformer
21 py VDC (max) SURi 2
10 L.F. Full-Bridge 
no transformer
h i VDC (max) SURi 4
11 Boost + any 
of the above ten
Divide by 3.3 As before Multiply by 3.3 +1
Table (6-1) Peak switch current, maximum voltage stress and SUR for dc/ac inverter topologies
6-5 Transformer-Core Volume and Weight Estimation
As mentioned earlier, transformers operating at high frequencies have smaller size 
and less weight compared to those operating at low frequencies. This section 
provides an estimation to the required transformer-core size in both low- and high- 
frequency dc/ac inverters, assuming the power transformed is constant.
The power which may be delivered through a transformer at any frequency can be 
given by Eq. (6-26) [7].
where Ve is the effective transformer-core volume, is the switching frequency at 
which the transformer-core flux is changing, BL is the minimum operating core-flux 
density, and Bh is the maximum operating core-flux density. Eq. (6-26) shows that 
the power delivered to the output is directly proportional to the switching frequency, 
effective core volume and the flux density excursion.
area cannot be easily evaluated because there is no single equation that describes the 
magnetic-field strength, H, as a function of magnetic-flux density, B. Therefore, core 
manufacturer's data sheets should be consulted to select the core size at specific 
power and switching frequency.
For example, Table (6-2) shows the volume and weight of three different core types 
chosen for transformers operating at 50, 400 and 20kHz, and transforming a power 
of 200W. It can be seen that as the switching frequency increases, smaller core 
volume and lower weight may be used. The relationship between the volume and the 
switching frequency is not linear as can be seen from Table (6-2). The reason for this 
is that the hysteresis loop area in high-frequency materials is much smaller; most 
notably, high-frequency ferrite materials must be operated at peak flux-densities which 
are at least 5 times smaller.
(6-26)
■®jr





























200 20k 19.9 60
Table (6-2) Volume and weight for different core types at 200W and different 
switching frequencies
As can be seen from Eq. (6-26), as the core-flux density excursion increases, the 
effective core volume may be reduced, i.e. a smaller core size may be selected. 
Conservative transformer designs using ferrite cores require flux density values not 
exceeding 200mT or even 160mT, to ensure that no saturation occurs under 
abnormal operating conditions. If measures are taken to detect the onset of 
transformer core saturation, then higher operating flux density excursion can be 
tolerated. This in turn, reduces the required core volume further. One of the 
methods used to detect transformer core saturation is to sense the transformer 
magnetising current, as discussed in detail in Ch. 4.
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6-6 PSPICE SIMULATION OF HIGH-FREQUENCY DC/AC INVERTERS
Fig. 6-15 shows the schematic diagrams of the circuits used to simulate a high- 
frequency single-ended forward-converter inverter and a high-frequency half-bridge 
inverter. Fig. 6-16 shows the transformer core flux density in both circuits as 
obtained from PSPICE. It can be seen that the flux density in both circuits is changing 
at the high switching frequency, which enables the transformer to be designed to 
operate at that frequency.
Fig. 6-17 shows voltage and current waveforms obtained from the simulated 
forward-converter inverter, and Fig. 6-18 shows the same waveforms obtained from 
the simulated half-bridge inverter. It can be seen from waveform (a) in these two 
figures that the primary voltage of the half-bridge inverter is half that of the forward- 
converter inverter.
Because the half-bridge circuit is operating at double the amplitude modulation 
depth, ma, the primary current peak has equal values in both circuits, as shown in 
waveform (c), and as was described in Sec's (6-3-1) and (6-3-2) and Table (6-1). To 
prove that the analysis in these sections is true, the same values used in simulation are 
used in Eq’s (6-10) and (6-17) to evaluate the peak primary-current in both circuits. 
The parameters used are:
P0 = 146.4 W, Vdc(min) = 200 V, ma = 0.95 in Eq.(6-17) and 0.475 in Eq. (6-10), cos^ 
= 0.93, t/«91% . The calculated peak primary-current is 3.64 A, whereas the 
simulated peak primary-current is 3.56 A, ignoring the ripple current in both cases. 
This shows a very good agreement between the analysis and the simulated results.
The primary current peaks and the duty cycle of the switches in both circuits vary 
sinusoidally, as described earlier. Waveforms (b) in both figures clearly show that the 
output voltage is sinusoidal and the filter input voltage is PWM pulses. The output 
voltage lags the fundamental of the filter input voltage due to the output capacitor.
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Fig. 6-1 Typical waveforms for a PWM dc/ac inverter
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Fig. 6-8 The power stage of a high frequency push-pull inverter 
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Fig. 6-10 a) A circuit to drive the power switches in push-pull, half- and full-bridge 




















Fig. 6-12 a) The power stage of a high-frequency flyback inverter
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Fig. 6-13 The circuit used to simulate the flyback inverter
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Fig. 6-15 The circuits used to simulate a) high frequency single-ended forward 
inverter and b) high frequency half-bridge inverter in PSPICE
(a) (b)
Fig. 6-16 The transformer core flux density in a) high frequency forward inverter and 
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Fig. 6-17 Voltage and current waveforms for the high-frequency forward-converter 
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Fig. 6-18 Voltage and current waveforms for the high-frequency half-bridge inverter 
as obtained from PSPICE
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Chapter Seven
POWER LOSSES IN DC/AC INVERTERS
7-1 CONDUCTION POWER LOSS CALCULATIONS
The voltage drop across any power semiconductor switch may be approximated by 
Eq. (7-la), where VQ0 is the power-switch on-state voltage drop and rQ is the on-
state resistance. The voltage drop across a power diode may be approximated by Eq. 
(7-lb) where Vdo is the diode threshold voltage and rD is the dynamic resistance of 
the power diode.
The conduction power loss for each power switch and diode may then be estimated 
by Eq's (7-2a) and (7-2b).
v2 (0= ^eo +irQ










However, in pulse-width-modulated systems, such as dc/ac inverters, the current as 
well as the conduction period of the power switches and diodes is pulse-width- 
modulated, and the discrete form of Eq's (7-2a) and (7-2b) should be used instead as 
shown in the general form in Eq's (7-3a) and (7-3b), where AOq and A0D are the
conduction angles of the switch and diode, respectively [1], and </> is the phase shift 
between the output voltage and output current.
, (0+2*-)/A<9
PQ(co») = —  Y . VqoIp sin(0 -</)+ rQI P2 sin2 {0 -  <f>) 
2 7t
Voolp sin(0 -  0) + rDIP2 sin2 (i9 -  <fi)
A 0,Q
j (^+2/r)/A0





However, the conduction periods, or angles, of the power devices vary for each 
inverter topology, and will now be considered separately.
7-1-1 Low-frequency push-pull inverters
AOq + sin 6?) A6
A0D = —(1 -  sin0)AO
(7-4a)
(7-4b)
Substituting Eq's (7-4a) and (7-4b) into Eq's (7-3a) and (7-3b), and reducing AO to 
zero, gives Eq's (7-5a) and (7-5b).
1PQ(con) a —  J Y o p b  sin(0-^) + rgi P2 sin2 l + ma sin0id0 (7-5a)
D(con)
f+tr
* —  f
2 7t J
VdqI p sin(0 -  </>) + rDIP2 sin2 (0 - 1 -m a sin#
 ^ 2
dO (7-5b)
Solving Eq's (7-5a) and (7-5b) gives:
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Because two switches and two diodes are active in one low-frequency cycle, the 
above two conduction power loss terms should be multiplied by 2 to give the total 
conduction losses in push-pull inverters using low-frequency transformers as shown 
in Eq's (7-7a) and (7-7b).
P Qicon) “ / p f e o ^  +  ^J-COS^j + 2 r f i/ p 2 ( ^  +  ^S-COS«ij
Pd, ^ )  = / > do( ^ - ^ - c o s ^  + 2r0/V  ( i - ^ c o s * )
7-1-2 Low-frequency half-bridge inverters
In half-bridge inverters that use low frequency transformers, Eq's (7-7a) and (7-7b) 
are also applied to obtain switch and diode conduction losses. However, in this 
topology, the primary current is double that in push-pull inverters for the same output 
power, and this increases the conduction losses.
7-1-3 Low-frequency full-bridge inverters
Eq's (7-7a) and (7-7b) still apply for full-bridge inverters. However, because four 
switches and four diodes are active in one complete low-frequency cycle, the above 
two equations should be multiplied by 2, i.e.
(7-7a)
(7-7b)
7-1-4 High-frequency single-ended forward-converter inverters
In single-ended forward-converter inverters using high-frequency transformers (see 
Fig. 6-6a), the conduction period of the primary power switch, A0Q, is the same as
that for the rectifier diode, D} or D3, as shown in Eq's (7-9a) and (7-9b). 
Freewheeling diodes, D2 or D4, conduct during the rest of the switching cycle, as 
given by Eq. (7-9c).
A6q -  ma sinOAO (7-9a)
A6m  = ma sin 6A0 (7-9b)
hOm = (}~ ma sin 0)^0  (7-9c)
During the conduction period, the switch conducts the primary current, ip, and Dj 
conducts the secondary current, ip/N. During the "off' period of the switch, D2 
conducts a current of ip/N. These current values should be used to calculate 
conduction losses as will be described in the next sections.
Each of the secondary-side power switches conducts the secondary current for the 
complete low-frequency half-cycle.
In the subsequent sections Qp refers to primary-side power switches and Qs refers to 
secondary-side power switches.
7-1-4-1 Switch conduction loss
Because primary current waveforms are the same for each half of the low frequency 
cycle, conduction losses will be calculated for a primary current half-period.
1 ***\ - - 1 
^QP(con) - — J yQ P o Ip  sin(0— (f>) + rQ pIP2 sin2 (6  -  ^)|wa sin QdQ
4
- 2
1 - 4/warOPIp x=—VQPOIPma cos <f> +     cos <j> (7-1 Oa)
2 3 k
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The secondary switches conduct on alternate half-cycles. Hence, the total loss is 
given by the following equation in which the integration limits are set to simplify the 
solution, which is independent of phase.




Adding Eq's (7-10a) and (7-10b) gives the total switch conduction losses as:
- 2 4 marQPIp





7-1-4-2 Diode conduction loss
Di and D2 conduct the same current waveforms on alternate half-cycles. Hence, the 
total conduction loss is given by:
1 * * * 1  \
P D(con) = ~ y , y  DO? + rD*2
4
1 f+*
= 1 f7£ vdo^ t sin(0-^) + rD N N
sin(0- <j>) >(ma sin 6 +1 -  ma sin O^ jdd
IVdqI p +rD^pd
xN 2 N :
(7-10d)
7-1-5 High-frequency double-ended forward-converter inverters
Eq's (7-10c) and (7-10d) are also applied to double-ended forward-converter 
inverters except that primary-switch loss is multiplied by 2, as follows, because an 
additional switch is required.
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o 2
P Q(con) ~  VqP ()I P m o COS  ^+
8m^gplp
2>k
c o s ^  +  ■^
VqsqIp t rQsIp 
nN 2 N2
p  _  W p o lp  rp lp  
D{con) ~ nN IN 1
7-1-6 High-frequency push-pull inverters
7-1-6-1 Switch conduction loss
For one primary switch:
1 - 2maropip
P Qp(con) =  - VQ P 0 h ™ a  COS0  ^ ------  COS(f>
The total switch conduction losses including secondary switches are:
d 1 j/ f ± , 4marQPip IVqsoIp , rQ sh2
PQ(C0r,)=-^QP0h>”a ^  +----    ° ° ^ +  -
7-1-6-2 Diode conduction loss 
Total diode conduction loss is given by:








^ o ^ s i n  (0-</>) + rD — sin (0- <f>) 
N
>ma sin 0d0 +
<f>+n
i f N
T/p s in (0 - 0)|
f"n --------------- 1---------
2 N ‘






j+x c <f>+x ~  2
f VjjQ — sm(0-#)d0+  f r°  p ™a sin2 (0 -  <f>) sin Odd + 
J N J 2 N2
^DO^P + 2-rDmaIp
f - ^ - s i n 2{0-<f>)d0 
J 2 N 2




7-1-7 High-frequency half-bridge inverters
p 1Tr r . 4marQPip ZVqsoI p rQS^p2
PQ{con)=~VQPOI Pma^<l> + f ^ +~ T r  + ~2~L i n my 2 N
D(cori) ^DO^P 2rDmaip rD^ P+ —   C0S^  +  ^nN 3N n
(7-13a) 
(7-13b)
7-1-8 High-frequency full-bridge inverters
Total switch and diode conduction losses are given by Eq's (7-14a) and (7-14b).
- 2 %marQPIp W gsob  , rQslp
PQ(con) = VQ P o b m a ««<* +  f   COS0 + — ---- +3 n
p ^Vpplp 2rDmaI p . *'pip
Diam) _ id f 3AT1* ^ 4 N 2
nN 2 N J
(7-14a) 
(7-14b)
7-1-9 Low-frequency half-bridge inverters without transformer
The switch and diode conduction losses of low-frequency half-bridge inverters 
without a transformer are approximately the same as those with a transformer and are 
given by Eq's (7-15a) and (7-15b).
PQ(con) k I p VQo \ ^  +  ^ - cos^j +2re /p 2Q  + ^ -c o s^ (7-15a)
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PD(con) ~  IpV D O (7-15b)
7-1-10 Low-frequency full-bridge inverters without transformer
The conduction losses of low-frequency full-bridge inverters without a transformer 
are the same as those with a transformer and are given by Eq's (7-16a) and (7-16b).
Table (7-1) summarises the conduction losses for different dc/ac inverter topologies. 
It can be seen that conduction losses are proportional to the primary-current peak, 
I P, and the switch on-state resistance, rQ. Wherever possible, these parameter 
values should be reduced in order to reduce conduction power-loss.
It is difficult using the equations in Table (7-1) to make direct comparisons of total 
conduction-loss between the topologies because it is not possible to normalise the 
equations further. Also, device conduction properties, i.e. rQ, rD, V q o ,  V d o  and 
transformer ratio, N, vary between some topologies. It is therefore necessary to 
design inverters to operate under specific conditions, and thereby calculate numeric 
power-loss values for each topology, which can then be easily compared, as is done 
in the following sections.
However, an equivalent table of switching power-loss equations must first be derived 
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Table 7-1 Conduction power losses for dc/ac inverter topologies
7-2 SWITCHING POWER LOSS CALCULATIONS
Switching losses comprise tum-on and turn-off losses for both power switches, 
rectifiers and freewheeling diodes. Diode tum-on losses due to forward recovery will 
be ignored because this is generally low in comparison with the switching loss 
associated with the reverse-recovery effect. During the reverse-recovery effect at 
turn-off, the voltage across the diode does not reverse until most of the stored 
charge, Qrr, has been removed or recombined. At the end of reverse-recovery, when 
the reverse diode current drops to zero, turn-off losses in the diode have also been 
shown to be relatively small and may be neglected [1].
The main effect of the diode reverse-recovery current transient is to significantly 
increase switch tum-on switching loss and this will be considered in the next section. 
Switching losses for the secondary-side switches have little effect on the total losses, 
as these switches are working at low frequencies. Therefore, switching losses for 
these devices have been neglected.
7-2-1 Turn-off switching losses
The turn-off energy loss may be given by Eq. (7-17) if the voltage rise time, T vr, and 
the current fall time, TCf, are theoretically calculated as shown in Fig. 7-1. App. (7- 
1) gives more details on rise- and fall-times measurements.
* W )  = \  n W T m  + tc f ) (7-17)
In Eq. (7-17), Fis the switch drain-source voltage when it is turned off. This voltage 
varies for each topology. In single-ended forward and push-pull circuits, it is 2 Vdc, 
and it is Vdc in all other circuits.
In PWM inverters, the d.c. voltage is assumed constant, and hence Tvr will also be 
assumed constant. The tumed-off current varies sinusoidally; hence TCf will be 
assumed to vary sinusoidally and according to Eq. (7-18).
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I d
Tcf (O) -  TCf sin 0 = — —  sin 0di/d t
(7-18)
where 7^. is the maximum current fall time taken at the primary peak current.
To obtain the turn-off power from the turn-off energy, Eq. (7-17) should be divided 
by the switching period Ts or \lfsw- The total average power may then be estimated 
by averaging the total energy over a complete low-frequency switching-cycle period. 
If the switching period is assumed to be reduced to a very small value, then the 
discrete switching power-loss equations may be approximated by the continuous 
system integrals for the various inverter types, as follows.
7-2-1-1 Low-frequencv push-pull inverters
In this topology, devices must switch 2Vdc , 1(0) is IP sin#, and turn-off switching 
waveform crossover time is (Tm + TCF smO). Total average turn-off switching 
power-loss for the two switches is, therefore:
1 * 1
TQ(off) =—^ —fsw (^D c)Ip s^(^TvR +Tc f  sinOjdd





Tm J sin 61/0+ 7cfJ sin2 OdO
v o
1 1 \ n ~ 1 • '*'12Tm +Tc f \ —0  sin20
-~fEW^DC^-p\^TVR +yTCir j 
T2(ojf) =  — f s w VD c h ( * TVR +  ^ c f ) (7-19)
7-2-1-2 Turn-off switching losses in other inverter topologies 
Eq. (7-19) may also be applied to topologies 3, 4, 5, and 8, as listed in Table (7-2), 
whereas in topologies 2, 6, and 7, the turn-off switching power loss is half that given 
byEq. (7-19).
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7-2-2 Turn-on switching losses
Switch tum-on loss is significantly affected by freewheel-diode reverse recovery 
effect. This is normally specified as a reverse-recovery charge, Qrr, in diode data 
sheets and this must therefore be used to calculate tum-on switching loss.
As described in [1], Eq. (7-20) may be used to estimate the tum-on switching losses 
in one leg of a bridge inverter. The same may be applied to topologies 2, 4, 6, and 7, 
whereas in topologies 1, 3, 5, and 8, this should be multiplied by 2.
where Q rrr is the reverse recovery charge at a specified current, I  d r , which may be 
taken from the data sheet, and di/dt is the rate of change of the current anticipated in 
the application.
7-2-3 Switch output capacitance switching losses
Additional switch tum-on loss produced by the device output capacitance, C o ss ,  
should also be included in the total losses as shown in Eq. (7-21) for each power 
switch.
where V is the switch drain-source, or collector-emitter, voltage when the switch is 
turned-off. This voltage differs from one topology to another and equals Vbcfmmj in 
half-bridge, full-bridge and double-ended forward-converter inverters, and equals 




Q rrr I p  /  Ip R  | n i p 1 
d i  /  d t  A di /  d t  ^
Q r r r  +  2 .472 / P (7-20)
(7-21)
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Table (7-2) summarises the switching losses for different dc/ac inverter topologies. 
In this table, it can be seen that the switching loss is directly proportional to the 
switching frequency, fs w ■ Once again, loss equations cannot be normalised for easy 
direct comparison. Hence, both sets of conduction [Table (7-1)] and switching 
[Table (7-2)] loss equations will now be used to calculate the total loss in specific 
designs.
7-3 DESIGN EXAMPLE
An inverter example with the following specifications is used to illustrate how the 
power loss and efficiency of all the above inverters vary with frequency:
Output power, Po = 200W 
Input voltage, VIN = 120Vrms, which gives 
Vocfmin) =125V and 
Pn>C(max) = 190V.
The following power MOSFET's were selected for each of the inverter types:
IRF830 for the push-pull inverter,
IRF630 for the double-ended forward, half- and full-bridge inverters, and 
IRF840 for the single-ended forward-converter inverter.
Fast recovery diode type MUR450 was selected for all inverter topologies.
Fig's 7-2a to h show tum-on, P qn, turn-off, P off and switch output capacitance, P c , 
switching losses, switch and diode conduction losses, Pq and Pd, and finally the total 
power losses for each inverter topology and for the above example. Parameter 
values used to estimate switching and conduction power-loss are given in App. (7-2) 
for each topology [2, 3].
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Table 7-2 Switching losses for dc/ac inverter topologies
For example, Fig. 7-2a shows the power losses of the low-frequency push-pull 
inverter. From the figure, it can be seen that tum-on, turn-off and switch output 
capacitance switching power losses, P o rn  P on , and P c  respectively, are directly 
proportional to switching frequency, f s w ,  and give straight parallel line-graphs up to 
about 500kHz or so. At low f s w , switching loss has little effect on the total inverter 
power loss. Above 500kHz or so, the value of switching loss quickly approaches and 
then exceeds the conduction power-loss.
Conduction losses, P q  and P d ,  are relatively independent of frequency, which are 
seen as horizontal lines up to about 200kHz. Above 200kHz, the total losses 
increase significantly as a result of rapidly increasing switching losses, and the 
efficiency is reduced. This increases the required primary current, as shown in Eq. 
(6-18), which further causes switching and conduction losses to increase more 
rapidly. This is seen in Fig. 7-2a as a slightly faster increase in all losses in the highest 
f s w  decade of the graph. The switching power loss associated with the switch output 
capacitance, is seen to have little effect on the total losses and, therefore, can be 
neglected at low voltage levels. The above pattern of loss variation applies with all 
inverter topologies, as shown in Fig's 7-2b to h.
To examine the effect of the d.c. supply voltage on power losses, the maximum d.c. 
supply voltage, Vocfmaxj, was used to estimate the power losses in two inverters; high- 
frequency push-pull and full-bridge inverters. The result is shown in App. (7-3). It 
can be seen that conduction losses and, hence, total losses have been considerably 
reduced because the primary current is reduced (compare with Fig's 7-2f and h). 
However, the switch output capacitance switching loss approaches other switching- 
loss components more closely, because its value is proportional to supply-voltage- 
squared, and independent of the value of switched current. Tum-on and turn-off 
switching losses have decreased slightly because they are less dependent on the d.c. 
supply voltage than the primary current.
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This condition of operating with the maximum utility a.c., and hence inverter d.c. 
supply voltage, resembles to some extent using a boost converter as a pre-regulator, 
which gives a high stable d.c. voltage for the inverter. This also has the advantage of 
considerably reducing the inverter operating current and, hence, total inverter power 
losses, since switching losses are approximately proportional to current and 
conduction losses are approximately proportional to current-squared.
Fig. 7-3 a shows the total power losses, and Fig. 7-3b shows the efficiency for all 
inverter topologies thus described. However, these two figures must not be 
misinterpreted. The conduction power loss depends on the on-state resistance of the 
power MOSFET's, rQ, and the dynamic resistance, rD, of the power diodes as is shown 
earlier. MOSFET's having lower on-state resistance may be selected for inverters in 
which power switches block the d.c. supply voltage alone, such as half- and full- 
bridge circuits in both low- and high-frequency inverters and high-frequency double- 
ended forward-converter inverters. This considerably reduces power losses in these 
inverters because of the reduced on-resistance.
For example, the described single-ended forward-converter inverter uses IRF830 
(500V/5.1A) power MOSFET which has 0.85Q on-state resistance. The double- 
ended forward-converter inverter uses IRF630 (200V/5.7A) because of the reduced 
voltage stress in these inverters. The on-state resistance of this device is 0.4Q. This, 
of course, reduces the MOSFET conduction power loss by a factor of 2, although for 
the same on-state resistance the double-ended forward-converter inverter dissipate 
higher power because of the added switch.
From Fig. 7-3 it can be seen that the low-frequency full-bridge inverter provides the 
maximum efficiency compared to all other inverters described so far. This is mainly 
due to being able to use MOSFET's with low on-state resistance as a result of the 
minimum voltage blocking requirements of Vdc-
The second choice is the high-frequency full-bridge inverter up to 200kHz. Beyond 
this frequency, The low-frequency push-pull circuit is the second choice. Forward- 
converter inverters have the minimum efficiency especially at high frequencies. This 
is mainly due to the high primary currents in these topologies.
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From the above, it may be concluded that using high-frequency inverters, has the 
effect o f reducing the weight and volume o f the inverter transformer, but reduces the 
overall efficiency o f the inverter especially at high frequency. The high-frequency 
full-bridge circuit may be implemented with very low on-state resistance MOSFET's to 
give lower volume high-frequency inverter systems than low-frequency equivalents 
with equivalent efficiency. However, the lower rQ large-area MOSFET's will impose a 
cost penalty.
App. (7-4) lists a MATLAB program used to estimate and draw switching and 
conduction power losses for the high-frequency full-bridge inverter. All equations 
used in this program were taken from Ch's 6 and 7. The same program was used to 
compute the losses for the other topologies once the equations and parameters had 
been slightly modified to take into account differences in operating conditions.
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Fig. 7-2 Power losses versus fsw  in e) high-frequency double-ended forward- 
converter and f) high-frequency push-pull inverters
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LOW-FREQUENCY FULL-BRIDGE DC/AC INVERTER
8-1 INTRODUCTION
As described in Ch. 7, low-frequency full-bridge dc/ac inverters offer the highest 
efficiency due to their relatively small switch currents and voltage stress, especially if 
small on-state resistance power switches are employed. A low-frequency full-bridge 
inverter is, therefore, designed and thoroughly investigated.
Since the secondary and, therefore, the primary current can be in any direction 
irrespective of voltage polarity, freewheeling diodes should be used around the power 
switches. MOSFET’s already have an integral diode between their drain and the 
source and form the simplest switch for this type of application. Another advantage 
of using MOSFET’s is their simple drive and fast speed, which reduces power 
dissipation especially at high frequencies.
MOSFET’s are, however, vulnerable to failure during inductive turn-off especially in 
full-bridge circuits. The main cause of the MOSFET failure in full-bridge dc/ac 
inverters is the high rate of change of the drain-source voltage, dVosldt [1,2], and the 
activation of the MOSFET parasitic bipolar transistor [1,3]. This problem is discussed 
thoroughly in references [1, 2, 3] and solutions have been suggested.
It seems that, although the basic principles are very well-known, it is not an easy task 
to solve these problems in practice. Tens of transistors have been destroyed during 
the design and test of the full-bridge dc/ac inverter, which calls for a systematic 
study to be conducted to investigate the MOSFET failure and seek the possible 
remedies.
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Practical considerations, where possible, have been discussed, and the effect o f the 
layout on circuit performance has been highlighted and extensively supported by 
practical waveforms.
The effect o f the value o f the snubber resistor in full-bridge circuits on the power loss 
in the resistor, is mathematically analysed and simulated by PSPICE. Simulation 
results show a complete agreement with the mathematical analysis.
8-2 CIRCUIT DESCRIPTION
In order to investigate the problem of MOSFET’s failure, the circuit shown in Fig. 8-2 
was designed and practically tested. Attention has been paid to the layout of the 
power stage and the driving circuit which has a big influence on the MOSFET 
behaviour. Proper snubbers are connected right at the leads of the MOSFET’s to 
eliminate any stray inductance due to leads length, which allowed the snubber 
capacitor values to be small, thus reducing the power loss associated with them.
At the beginning, and before involving the power transformer, a 33 Q resistor in 
series with 10 mH inductor were used as a load. Also, lower voltage and current 
power MOSFET’s were used (IRFI630G, 200V/5.4A), since they are much less 
expensive as those finally intended to be used (IRFP450, 500V/14A). Deliberate d.c. 
load current was introduced by making one part of the bridge (Q2 and Q4) conducts 
for longer time than the other part (Qi and Q3). A pulse generator was used in this 
stage to generate the driving signals.
The sought specifications of the circuit are as follows:
Input voltage: 220 V a.c. /50 Hz
Output voltage: 220 V a.c. /400 Hz
Output power: 700 W
Switching frequency: 20 kHz
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8-3 THE DEAD TIME
In full-bridge converters and inverters, before turning “on” one part of the bridge, say 
Qj and Qs in Fig. 8-2, the other part must be “off’ some time ago to ensure that no 
short circuit across the d.c. rail occurs. This time is called the dead time where the 
four power switches are “off” at the same time, and no power is transferred from the 
input to the output.
The dead time depends primarily on the type of the switches used in the circuit, in 
addition to the expected voltages and currents. For bipolar devices, the dead time 
should be longer than the longest minority-carrier storage time of the switches under 
all operating conditions. For MOSFET’s, since there is no minority-carrier storage 
effect, and only inter-terminal capacitance charging effect, the dead time can be very 
small. In theory, no dead time is required for MOSFET’s, but practically pulses have 
rise and fall times due to parasitic elements in the circuit and MOSFET’s internal 
capacitances. Therefore, it is recommended to have some dead time to ensure that 
no cross-conduction occurs. The dead time can be included using different methods 
as described in the next sections.
8-3-1 Inherent Dead Time in the Control Circuit
If a control circuit such as IR2110 series is used to control the power MOSFET’s, an 
inherent dead exists between the output pulses [4], since the propagation delay of the 
tum-on pulse is 25 ns longer than that of the turn-off.
8-3-2 Resistor/Diode Pairs
If the internal dead time o f the control circuit is not sufficient, or the employed 
control circuit has no dead time, a small resistor and a diode can be connected in 
parallel between the driver output and the gate o f the MOSFET, as shown in Fig. 8-la. 
When the “on” pulse is applied, i.e. when the output voltage o f the driver is high, the 
input capacitance o f the MOSFET, Cgs, charges through the small resistor
157
exponentially until Vgs reaches the threshold voltage of the MOSFET, at which time 
the MOSFET is turned “on” but delayed by a time depending on the driving pulse 
amplitude, the resistor value and Cgs- At turn-off, the input capacitance of the 
MOSFET, Ciss in this case, is discharged quickly through the diode and the output 
stage of the control circuit. Therefore, the tum-on is delayed while the turn-off is 
not, thus creating the required dead time. The diode should be fast, low signal diode, 
such as 1N4148, and needs not be a high voltage diode (few tens of volts would be 
enough). The resistor should be small non-inductive resistor, such as a 22 Q carbon 
composition resistor.
This solution of introducing dead time is acceptable if the high dV/dt caused by the 
fast turn-off does not have any side effects, particularly at high d.c. voltages. If this 
is of a great problem (and it was in the designed circuit), another resistor can be 
connected in series with the diode, as shown in Fig. 8 - lb, such that Ri defines the 
speed of the tum-on and R2 defines the speed of the turn-off. Of course, to ensure 
that the dead time still exists, Ri must be larger than R2. Alternatively, a small 
capacitor can be used as described in the following section.
8-3-3 Adding a Small Capacitor
As shown in Fig. 8-2, pull-up resistors are used at the output of the comparators, Ui 
and U2. If a small capacitor is connected between the output and ground (Cm and 
C/7 in Fig. 8-2), then during the tum-on pulse, the capacitor delays the pulse for 
some time depending on the time constant Ri<£i6 and R 17C17, and the auxiliary supply 
voltage. During the turn-off, the capacitor discharges quickly in the output transistor 
of the comparator.
If it is required to reduce the turn-off speed of the MOSFET, a resistor should be 
connected at the output of the driver rather than at the output of the comparator, as 
described in the previous section.
In the designed circuit, it has been shown that using diode/resistor pairs to create the 
required dead time, was the main cause of the high dVosldt which led to the 
MOSFET’s failure. Therefore, only a small series resistor (22 Q) is placed in the gate 
drive circuit to slow down the turn-off speed, while the dead time is created, as
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described in the preceding section, at the output of the comparators and before the 
control IC.
8-4 PRACTICAL WAVEFORMS USING IRFI630G MOSFET’S
Fig’s 8-3a, b, c and d show different voltage and current waveforms for the inverter 
shown in Fig. 8-2 at Vdc= 100 V, I  load = 0.78 A, Qi and Qs on-time = 18.5 ps, Q2 
and Q4 on-time = 30 [is, with a 2.2 nF and 18Q/2W used as snubbers. Resistor/diode 
pairs are first used to create the required dead time which was about 0.4 jis. These 
waveform have been shown for comparison purposes when a different MOSFET type 
is used, as will be seen in the next section.
8-5 REPLACING POWER MOSFET* S
The power MOSFET’s IRFI630G used in the previous circuit have been replaced by 
IRFP450 from IK Fig. 8-4 shows VGs3 (upper trace) and VDs3 (middle trace). It seems 
that the voltage spike due to the primary leakage inductance is too high (about 100 
V). To reduce this effect, two 100 nF/630V polyester decoupling capacitors are 
connected between the positive and negative d.c. supply voltage right at the switches 
terminals, and Fig. 8-4 (lower trace) was obtained. It seems that the added 
capacitors oscillate with stray circuit inductance at a frequency of about 860 kHz. 
Most importantly is that the switches now work at much higher temperature. After 
about 10 min, the case temperature reached 70 °C and is still increasing. Also, the 
snubber resistors ran at much higher temperature (68 °C after 10 min), although 
exactly the same conditions are applied as in the previous circuit.
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Fig’s 8-5a, b and c show different waveforms at tum-on and turn-off, without the 
added two 100 nF capacitors. When the two capacitors are added, Fig. 8-6 is 
obtained which shows a high frequency oscillation but with a reduced voltage spike.
It is noticed from the tum-on and turn-off pulses that there is some overlap between 
the two pulses, which is certainly the reason behind the very high switches case and 
snubber resistors temperature. This overlap occurs since the internal capacitances of 
IRFP450 is much higher than those of IRFI630G (more than three times [5]).
To prove this, the dead time has to be increased from 0.4 ps to about 2.1 ps to 
ensure that the turn-off and tum-on pulses are completely separated. The technique 
used to add the required dead time is as described in Sec. (8-3-3) by connecting a 
390 pF capacitor between the output of each comparator and ground. By doing so, 
the circuit has operated for more than an hour with the power switches and snubber 
resistors temperature not more than 33 °C. Fig’s 8-7a, b and c show voltage and 
current waveforms after adding the 2.1 ps dead time. The figures show much better 
and well-understood behaviour of the transistor current. Clearly shown is the well- 
behaved reverse recovery current of the freewheeling diode (Fig. 8-7b, third trace). 
The negative-going current spike which was seen in Fig. 8-5c has been completely 
vanished.
In Fig’s 8-7a, b and c, 10 Q snubber resistors are used instead of 18 Q to make 
snubber current measurements on the same scale as the power switch current to 
facilitate waveforms analysis.
To reduce the effect caused by the gate drive inductance, the output of the driver has 
to be rearranged to keep the gate drive inductance to a minimum. Therefore, the 
drive return for each MOSFET is kept very close to the control wire, the leads are very 
short and the gate resistance has very little inductance, which results in Fig’s 8-8a, b, 
c and d. Comparing Fig. 8-8 with Fig. 8-7, sharp and much faster rise and fall times 
of the gate pulse can be clearly noticed. This of course has the effect of allowing for 
very short dead time to be used, since little overlap is expected between the turn-off 
pulse of one pair of the power switches and the tum-on pulse of the other pair. Fig.
8-8 also shows the dead time (upper trace) which is now about 2.1 ps.
The value of the two decoupling capacitors have been increased from 100 to 470 nF 
in order to reduce the effect of oscillation caused by adding them. Fig’s 8-9a, b and c
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show the result where better voltage and current waveforms even at high voltage and 
current values (280 V/5.5 A average current and 8 A peak current) are obtained.
8-6 CONNECTING POWER TRANSFORMER AND OUTPUT FILTER
After the improvement made to the drive circuit and the power stage of the inverter, 
the power transformer and output filter have been designed and connected in the 
circuit. The specifications of the transformer and the filter are given in the next two 
sections.
8-6-1 Transformer Design
The core used in this application is a C-core, type HWR70/24 with the following 
specifications [6]:
Lamination thickness: 0.3 mm,
Cross-sectional area :5.75 cm2,
Magnetic path length : 25.9 cm,
Power rating : 390 VA @ 50 Hz.
The assumed maximum flux density is 1 T, which leads to number of primary turns 
NP = 300 turns. If it is assumed that the amplitude modulation ma = 0.85, then the 
fundamental low frequency signal will also be 0.85 of the d.c. supply voltage. 
Therefore, the turns ratio must be:
N P 0.85
which gives N s -  350 turns.
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8-6-2 Filter Design
Since the required output frequency is 400 Hz, and the assumed switching frequency 
is 20 kHz, the required cut-off frequency of the output filter should lie in the range 
(l-lO)kHz.
The available capacitor is 1.5 pF, and the inductance of the filter inductor is 1.86 mH 
@ 10 kHz. Therefore, the cut-off frequency is:
f c =  ^ =  = ----- , 1 «3  kHz
I jcJL C  2W1.86-KT3 • 1.5- KT6
8-7 DISCUSSION AND PRACTICAL WAVEFORMS USING IRFP450 
MOSFET’S
After connecting the complete inverter, the circuit was operating at full d.c. input 
voltage of 320 V and a power of 250 W. The amplitude modulation assumed is ma = 
0.85 which was used in the transformer design.
Fig. 8-10a shows the triangular high frequency waveform together with the sinewave 
low frequency waveform at the input of the comparators of Fig. 8-2. An expansion 
of this figure is given in Fig. 8-10b with one of the outputs of the comparators, where 
it is seen the pulse width modulated output. The other output is, of course, the 
reverse of this signal, and each output is applied at one part of the bridge. Fig. 8-10c 
shows the gate drive pulses and the drain-source voltage of one of the power 
MOSFET’s.
Fig. 8-11 shows the output voltage of the transformer (the sinewave noisier trace) 
and the filter output (the sinewave signal which lies in the middle of the previous 
signal). The lower trace shows an expansion of the first trace where it is seen the 
high frequency oscillations due to the interwinding capacitance of the transformer.
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This high frequency oscillation, in addition to increasing EMI, it increases the power 
loss in the transformer as the power loss is proportional to the square of the 
frequency.
One method to cancel this high frequency oscillation is to reduce the interwinding 
capacitance of the transformer. Generally, this is not easy especially in high-power 
high-voltage transformers and if multiple layers are used as in the designed 
transformer.
Another technique to eliminate these high frequency signals is to reposition the 
output filter and place it at the primary rather than at the secondary side (Fig. 6-3c). 
Fig. 8-12 shows the power stage with the filter at the primary side, while Fig. 8-13 
shows the input voltage to the filter (the pulse-width-modulated signal) and the 
output voltage which is the transformer primary voltage (the sinewave signal). It can 
be seen that the high frequency oscillation has been completely eliminated from the 
primary voltage, and, therefore, has no effect what so ever on the transformer.
The interference caused by the high rate of change of the voltage (1500V/ps) and 
current, produces a lot of noise on the low frequency signals. Fig. 8-14 (middle 
trace) shows the noise produced because of this interference on the sinewave low 
frequency signal at the input of the comparators. An expansion of one event has been 
captured (upper trace in Fig. 8-14), together with the gate-source voltage (lower 
trace). This shows that at switch tum-on, a high frequency of about 20 MHz and 
lasts for about 0.5 ps, is shown on the low frequency signal. If the comparators are 
fast enough to respond to this frequency, these high frequency oscillations can cause 
multiple switching for the power MOSFET’s.
Also, what can help avoiding multiple switching of the power MOSFET’s, is the pulse 
width discriminator in the MOSFET driver IR2110, which can block pulses that are 
shorter than 50 ns [4]. So the above high frequency oscillation did not affect the 
operation of the circuit and no multiple switching was occurred.
If other drivers are used, or if the oscillation frequency is smaller than the one shown 
in Fig. 8-14, then some methods to reduce this interference or cancel its effect should 
be used. One technique which may be used in such situations if other measures to 
eliminate this noise fail, is presented in the next section.
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8-8 PREVENTING MULTIPLE SWITCHING
Multiple switching can occur due to noise in the control or modulated signal if the 
noise level is higher than the voltage which the comparator senses. Fig. 8-15 shows 
how noise can cause multiple switching to power switches. Fig. 8-16a shows a 
circuit used to prevent this effect, while Fig. 8-16b shows the resulting waveforms. 
The function of the circuit is as follows:
clki and clk2 are narrow pulses generated at each rising and falling edge of a square 
wave signal which is also used to produce the triangular high frequency signal. It is 
assumed that the low frequency signal has a lower amplitude than the high frequency 
signal such that if the driving pulse, say Vi in Fig. 8-16b, starts before the peak of the 
triangular signal, it ends after this peak, and the clock signal, clki, occurs during this 
driving pulse. The same applies for the second driving pulse, V2, and clk2 occurs 
during this pulse. It is also assumed that the modulator waveforms, Vi and V2, 
contain sufficient noise to cause multiple switching, while the squarewave signal, Vs, 
is noise-free.
Usually, the noise has effect just after the tum-on of the power switch at the 
triangular wave and the sinewave crossings. Therefore, it is shown to have an effect 
at the beginning of the driving pulses, and V2.
Let us start with clk2 being high. This will resets A2 and sets A/, causing V4 to be 
zero and enabling As. When clk2 ends, the outputs of Ai and A2 stay as they are until 
clki comes. When Vj switches high, Vs transfers to high as well as Vs which is the 
final driving pulse. If V) falls due to noise, V3 falls but this does not affect the state of 
As, and V5 stays high. When Vj goes high again, V3 transfers to high and also this 
does not change the state of Vs. When clki comes, Aj is reset and A2 is set, forcing 
V3 to be zero and enabling A4. This state stays until V] falls and V2 rises, at which 
time V4 rises causing Vs to fall and V6 to rise, thus generating an on-pulse to the 
second pair of the switches. Therefore, the output of As will not see the noise in the 
PWM pulses and no multiple switching occurs.
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8-9 THE EFFECT OF SNUBBER RESISTOR VALUES ON ENERGY LOSS
IN THE SNUBBER RESISTORS
Fig. 8-17 shows a full-bridge inverter with RC snubber circuits and freewheeling 
diodes since the bridge is expected to work with load currents in any direction. It is 
assumed that the load current, Io, is constant and flowing in the direction shown in 
Fig. 8-17.
It is assumed at the beginning that Q2 and Q4 are “on” and at the instant of turning 
“off’, and Qi and Q3 are “off’. Also assumed is that the voltage drop across the 
power switches and the freewheeling diodes is zero when they are in a conduction 
state. Since all snubber capacitors and resistors have the same value, the symbol C 
and R are used to refer to the capacitor and resistor values.
8-9-1 Before Q2  and Q4  Turn-Off
When Q2 and Q4 are “on”, the load current is flowing from V d c , Q 4, the load, Q2 and 
back to ground. The voltage at point X  is V d c , and the voltage at point Y  is zero. 
Capacitors C2 and C4 are fully discharged, C/ and C3 are charged to Vdc, and no 
currents in the snubber circuits flow.
8-9-2 Time interval tg - ti
The energy stored in the inductive load is usually much greater than that stored in 
snubber capacitors. Hence, when Q2 and Q4 are turned “off”, the right half of the 
bridge may be approximated to the circuit shown in Fig. 8-18a. The load current is 
still flowing in the load, but because Q4 and D3 are now “off”, the load current flows 
in the snubber circuits as shown in the arrows in Fig. 8-18a. C4 starts charging and 
C3 discharging causing Vx  to decrease. Because Vdc is constant and because of the 
symmetry, any change in Vx causes the same change in the voltage across C3 and C4i 
and, therefore, the same current flows in each snubber which is IJ 2 , as shown in Fig.
8-19.
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The change in voltage across C3 will be:
(8-1)
where (8-2)
Since Io is approximately constant, the voltage across the capacitor decreases linearly 
with time (see Fig. 8-19).
As long as this voltage is higher than the voltage across R3 (which is Rio/2 during this 
period), Vx  is still higher than zero, and D3 is still in a non-conducting state. When 
these two voltages are equal, Vx  will be zero and D3 conducts at time t = ti. Eq. (8- 
1) can now be written as:
which gives a formula for A t :
vnc -w 0n  2v^-Rip 
/ c /(2C) I 0
(8-4)
During this period, the energy dissipated in li> is:
(8-5)
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8-9-3 Time Interval t i - t j
When D3 conducts at time t = ti, the circuit of Fig. 8-18a changes to the one in Fig. 
8-18b. The voltage across C3 is now given by:
VC] = VCMe - WC) = LJLe-'t**  (8-6)
Therefore, the voltage reduces exponentially with a time constant RC. 
The snubber current in R3 will be:
is = ^ - e -",RC) (8-7)
This interval (tr-ti) stays until all energy in C3 has been dissipated. The energy 
dissipated in R3 during this period can be given by:
e ru = tfjV dt = ( k . y e-w ™ dt
F  _  R i p  ,  -2t!{RC ) x
R \2  ~  ^  \  2 /0->oo
RI02 RC _ R % 2C
(8_8)
Eq. (8-8) can also be found as follows: 
At time t = the voltage across C3 is:
vc l = ^ r  (8-9)
The energy stored in C3 is now:
1 „ .  , 1 „,R I0 ^  R2I~ CEc, = - C V 2 = (8-10)
2 2 2 8
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Since D3 conducts the load current, all of this energy will be dissipated in R3, as Eq. 
(8-8) shows.
In fact, the theoretical value of t2 is infinity, but practically it can be assumed that the 
energy stored in the capacitor has been dissipated after about five time-constants, i.e. 
5RC, where the voltage and the current are effectively zero.
Total energy loss
Eq’s (8-5) and (8-8) give the total energy loss in R3 during this state of operation:
RT V  1
EY = EROl +ER n = - f - ( 2 C - ^ - C R )  + -C (R 2I 02) (8-11)
4 10 o
If R0  is defined as:
R o = ^ £ -  (8-12)
Io
then Eq. (8-11) can be written as:
Ey = { - - ( — f ] - C V D C2 (8-13)
E Ra 2Ra 2
1 2where —C V ^  is the energy which was stored in C3 at t = t0.
If the term between brackets is equal to 1, then all of the energy stored in C3 will be 
dissipated in R3, at which time the snubber resistor can be calculated from:
R  , R- ( — )2 = 1 (8-14)
R0  2 R0
which gives: R  = 2R0  (8-15)
At this value of snubber resistor, all the energy stored in C3 will be dissipated in R3 
when Q2 and Qa are turned “off’, which is the maximum energy dissipation in R3 
during this period.
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To show how the energy loss is changed with R, the normalised energy can be 
defined from Eq. (8-13) as:
E„ = —  = —  -  (— )2 (8-16)
l e v  2 Ro 2Ro
2 1X7
Fig. 8-20 shows how the normalised energy changes with R / R0 , which shows that 
when R = 2R0 , the normalised energy equals 1.
8-9-4 Qj and Q3  Turn-On
When Qi and Q3 turn “on”, no change in the previous state occurs since the 
freewheeling diodes conduct the complete load current, unless the current is small 
such that the voltage drop across the switches (if MOSFET’s) is smaller than the 
threshold voltage o f the diode. In this case, the MOSFET’s conduct the load current 
but in the opposite direction, i.e. from the source to the drain inside the MOSFET.
8-9-5 Qi and Q3  Turn-Off
Also there is no change in the previous state if the diodes were conducting the load 
current. If the MOSFET’s were conducting, the current will simply be diverted to the 
freewheeling diodes.
8-9-6 Q2  and Q4  Turn-On
When Q2 and Q4 are turned “on” again, the right half of the bridge looks like that 
shown in Fig. 8-18c, where Q4 is replaced by a short circuit. In this case, Vx will be 
Vdc, C4 discharges through the short circuit and R4, while C3 charges through R3. 
The current in R3, which is the charging current, is found to be given by:
is = *JZ-e-tKRC) (8-17)
R
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The energy loss in R3 in this case is:
- 2t/(RC)
which is the same energy stored now in C3.
8-9-7 Sizing the Power of the Snubber Resistor
The total energy lost in one complete cycle in R3 is given by combining Eq’s (8-13) 
and (8-18) which yields:
For example, the circuit shown in Fig. 8-17 was practically examined with the 
following parameters:
f s w  = 20 kHz, C = 2.2 nF, R = 10 Q, V d c  = 300 V, I 0 = 5 A, and Ro as given in Eq. 
(8-12) is Ro = 60 O.
The power loss in each snubber resistor according to Eq. (8-20) is:
(8-19)
where R0 is given in Eq. (8-12).
The power dissipation due to this energy is:
(8-20)
P to t  = [(! + - - ( — )2]-* 2.2-10”9(300)2- 20-103 « 2.3 WLV 6 Q  V 1 2 Q /  J 2
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The snubber resistor has been increased from 10 Q to 18 H to reduce the peak 
charging current to acceptable levels. The power dissipation now became about 2.5 
W, and the resistor temperature has increased.
If R is increased to 2Ro = 120 Q as described earlier, then the maximum power 
dissipation can be calculated to be about 4 W.
8-9-8 Circuit Simulation
Fig. 8-21 shows the circuit used to simulate the full-bridge circuit of Fig. 8-17, where 
Fig. 8-2la simulates the turn-off of Q2 and while Fig. 8-2lb simulates the tum- 
on.
Fig’s 8-22 and 8-23 show different voltage, current and energy waveforms for the 
simulated example that has the same parameters as the practical circuit, for different 
values of snubber resistors, 10, 18 and 120 Q. The first two values are the ones used 
in the practical circuit, while the latter one is the value corresponding to 2Ro.
Fig. 8-22a shows that when R < 2R0 ,the current in the snubber is lo ll before the 
diode conduction, and then decreases exponentially at a time constant RC. At R = 
2Ro (120 Q), the current decreases exponentially right from the beginning.
Fig. 8-22b shows the voltage across the snubber capacitor, where it is seen the linear 
decrease before the diode conduction as given in Eq. (8-1), and then the exponential 
decrease after the diode conduction as given in Eq. (8-6). Also noticed is that this 
voltage is RIoll at the instant of diode conduction. When R  = 2Ro = 120 Q, At = 0 
as given in Eq. (8-4), and the voltage decreases exponentially from the beginning.
Fig. 8-22c shows the dissipated energy in the snubber resistor, where it is seen that 
when R = 2Ro, the dissipated energy is the same as the stored energy in the capacitor 
(99 [\J in the simulated example).
Fig. 8-23 shows the same waveforms at Q2 and Q4 tum-on. The dissipated energy 
(Fig. 8-23c) is now the same as the stored energy in the capacitor as given in Eq. (8- 
18), and does not depend on the resistor value.
Needless to say that the energy dissipated in all snubber resistors are equal during one 
complete cycle, irrespective of the direction of the load current.
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Fig. 8-24 shows photographs for the practical PWM full-bridge dc/ac inverter 
together with the test set-up.
8-10 CONCLUSION
Circuit layout is a critical issue in the design of full-bridge dc/ac inverters. If this is 
taken into consideration, stray inductance can be reduced, which has the effect of 
allowing lower snubber capacitor values to be used. This in turn reduces the MOSFET 
peak current at tum-on which reduces switching loss and keeps the MOSFET within 
the safe operating area. Reducing stray and leakage inductance can also reduces the 
voltage spike at turn-off, which further allows for lower snubber capacitor values and 
reduces the switched VA.
Using resistor/diode pairs for creating dead time is not recommended for inductive 
loads, as it increases the turn-off speed which is the main cause o f MOSFET failure. 
Placing the output filter at the primary side, has the effect o f considerably reducing 
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Fig. 8-3 Practical waveforms for the inverter shown in Fig. 8-2 at tum-on: 
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Fig. 8-3 c) Snubber current, Ic i, o f the upper branch and d) complete waveforms
0s o  V/
f-H4m +-m ■H-H-
0
SOVM'V C“ ‘ thca$
0
Fig. 8-4 The complete practical waveforms using IRFP450
0-2^5, 'dir 1
i
Vfi-s * : fO V V d ix /r \J \ /
A
-44 f 1 M- 1-4 i , J lea-:1111 : M  -M i l  ^/ dUv1 1 f 1 1(11 fiii i i i i■ i i i ■ I 1 1 T
i
I J-1 r1 i 
V jp j.






_____1VI i • 1. i J f t / d r y
Fig. 8-5 a) Tum-on waveforms using IRFP450 without decoupling capacitors
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Fig. 8-5 b) Turn-off waveforms and c) tum-on and turn-off switch currents using 
IRFP450 without decoupling capacitors
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Fig. 8-8 Turn-off waveforms after reducing the gate-circuit inductance
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Fig. 8-9 a) Tum-on and b) turn-off waveforms after increasing the value of 
decoupling capacitors from lOOn to 470n: Vdc=280V, IAlf= 5.5A, IPK=8A
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Fig. 8-9 c) The complete waveforms of VGS3, Vds3 and IQ3
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Fig. 8-10 a) Carrier and modulating waveforms at the inputs of the comparator (see 
Fig. 8-2)
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Fig. 8-10 Expanded waveforms: Vdc~320V
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oFig. 8-11 The transformer secondary voltage before and after the output filter and 
expanded secondary voltage before the output filter
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Fig. 8-12 Placing the filter at the primary side
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Fig. 8-13 Filter input and output voltages after placing it at the primary side
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Fig. 8-14 The noise on the modulating signal (middle trace) caused by switching, 
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Fig. 8-18 Equivalent circuits at tum-on and turn-off of Q2 and Q4
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Fig. 8-19 Typical waveforms at Q2 and Q4 tum-on and turn-off
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Fig. 8-21 A circuit used to simulate a) the turn-off o f Q2 and Q4 and b) the tum-on
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Fig. 8-22 a) voltage across the snubber capacitor, b) current in the snubber and 
c) energy dissipated in the snubber resistor during Q2 and Q4 turn-off
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Fig. 8-23 a) voltage across the snubber capacitor, b) current in the snubber and
c) energy dissipated in the snubber resistor during Q2 and Q4 tum-on
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Chapter Nine
PARASITIC ELEMENTS IN POWER CONVERTERS
9-1 INTRODUCTION
Parasitic elements are undesirable passive component effects, usually caused by stray 
inductance and capacitance, which exist in electrical systems and have tremendous 
impact on the circuit behaviour. Their effect ranges from increasing power loss and 
output voltage ripple, to sometimes a catastrophic failure such as the destruction of 
the power devices, whether switches or rectifiers.
Component terminals and circuit interconnecting wiring, overlapping layers of 
material in semiconductor devices, wound tapes of material to produce capacitors 
and resistors produce this parasitic inductance and capacitance which is difficult to 
eliminate. This is especially true in power electronics circuits and components which 
must be relatively large to conduct and block high current and voltage, and absorb 
and conduct away significant power-loss.
The following sections briefly describe the main parasitic elements which the designer 
of switch-mode power supplies may encounter. The effect of these elements, ways to 
reduce their effect and methods to measure them are also presented.
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9-2 LEAKAGE AND STRAY INDUCTANCE
9-2-1 Introduction
The first parasitic effect considered is transformer leakage inductance which, as its 
name indicates, is an undesirable inductance that exists in transformers due to a small 
amount of leakage flux that does not link to all turns of all windings. Fig. 9-1 shows 
an example where some of the flux lines are not linked to the other coil through the 
core, but close their path through air, and cause leakage inductance.
In comparison, useful flux is the flux that does link both windings of the transformer 
and induces voltage at the secondary, which is given by: V = - N s d<j> / d t , where <j> 
is the useful flux, and Ns is number of secondary turns. Usually, the inductance of 
an inductor is not exactly proportional to the square of the number of turns due to 
leakage inductance. The evidence of leakage inductance is that voltage 
transformation ratio is not exactly equal to the turns ratio. Another evidence is the 
existence of a small inductance in the primary when the secondary is shorted. 
Therefore, the equivalent circuit of a transformer requires two other inductances to 
represent the primary and the secondary leakage inductance, in addition to the 
magnetising inductance, LM.
Leakage inductance is a distributed parameter, but practically it is simulated as a 
lumped element to simplify analysis of transformers. Leakage inductance has a 
considerable effect on transformers, especially at high frequencies, as will be shown 
later in this section.
Parasitic inductance due to wiring and component lead inductance is generally 
referred to as stray inductance. Connection wire and component lead lengths 
generally enclose larger areas in power electronics where components are bigger and 
less closely packed than in signal electronics.
In the following sections, parasitic inductance is used to describe both leakage and 
stray inductance, and is represented by Ll .
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9-2-2 Ways of Reducing Parasitic Inductance
Leakage inductance can be reduced by reducing spacing between windings, 
increasing winding length, reducing number of turns, and decreasing the ratio of 
window-to-core area [1], Leakage inductance can also be reduced by interleaving 
primary and secondary windings (though this increases the distributed capacitance ), 
reducing number of layers and by arranging the primary and secondary windings 
concentrically [2, 3].
In push-pull applications, where the two halves of the primary have the same number 
of turns and the same wire diameter, leakage inductance can be reduced by using 
bifilar winding [3].
If an auto-transformer is used, leakage inductance can be reduced especially if the 
voltage ratio of the auto-transformer approaches unity. The greater the ratio, the 
lower the leakage inductance will be.
Leakage inductance is increased when screens are inserted in transformers because 
they occupy considerable space [3], and can be kept to a minimum if the transformers 
are wound on toroidal cores [4]. Therefore, many wide-band transformers are 
designed on toroids.
Stray wiring and component termination inductance is kept to a minimum by 
minimising the loop area enclosed by connecting wires and component leads. This is 
normally achieved by mounting components as close together as thermal and 
insulation requirement will allow, and by keeping current-supply and current-retum 
wires as parallel as possible to and around the circuit.
9-2-3 Effects of Parasitic Inductance
Parasitic inductance, as magnetising inductance, stores energy when a current flows 
in the inductor. When the current is cut off, this energy (1/2LLip2) will be 
dissipated. Usually, this energy is dissipated in the power switch and resistive 
components as heat, and causes power loss and reduces efficiency. Even if 
techniques exist to return the stored energy to the supply line, the energy transfer is
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not 100% efficient because power dissipation occurs in the steering diodes used in 
energy recovery circuits.
In addition to power loss, parasitic inductance can cause very high voltage spikes as 
in forward and flyback converters. The occurrence of voltage spikes necessitates the 
use of higher power switch and rectifier voltage ratings, which, in turn, increases the 
size and cost of the converter.
Fig. 9-2 shows a typical collector voltage waveform obtained in push-pull converters. 
When any of the power switches is turned “off’, the current in the switch falls rapidly 
at a rate dip ! dt, causing a positive going spike at the collector of an amplitude 
LLdip I dt , where ip is the primary current at the instant of cut-off. If Ll is high 
and/or the primary current through the switch changes rapidly, i.e. dip I dt is high, 
very high spikes are induced which might cause avalanche breakdown and degrade or 
damage the power semiconductors.
Fig. 9-3 shows a typical collector voltage waveform for a single-ended forward 
converter with a prominent high voltage spike due to the parasitic inductance.
In principle, transformer leakage and magnetising inductance in double-ended 
forward, diagonal half-bridge flyback, push-pull half-bridge, and full-bridge 
converters, does not cause voltage spikes as in push-pull and single-ended forward 
converters because of the clamping diodes that clamp the voltage at only one or two 
diode drops above the supply line voltage. Hence the energy stored in the parasitic 
inductance is returned to the supply line and not lost (see Chapters 2 and 3 for more 
details on the effect of parasitic inductance in converters.) However, this is only true 
if the stray inductance in the freewheel diode to supply-reservoir-capacitor path is 
kept low so that transformer current may commutate to a low inductance reset path. 
Also some power loss occurs in clamping diodes and the reservoir capacitor and 
reduces the overall efficiency.
In MOSFET drivers, the parasitic inductance in the gate drive circuits, exhibits a high 
impedance for short transients and decouples the gate from its drive circuit. This 
frequently results in multiple switching in the MOSFET.
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9-2-4 Measurement of Leakage and Stray Inductance
Leakage inductance can be measured by shorting the low-voltage winding and 
measuring the inductance of the high-voltage winding.
Stray inductance may be estimated by resonating it in switching circuits with a known 
good quality capacitor. The resonant frequency, fo, is then measured and the stray 
inductance is calculated from the formula:
Lit = ------  r  (9-1)
C ( 2 n f J
Techniques are used to exploit the parasitic inductance as a part of the required 




In transformers, the current transformation ratio is / iP = N P/ Ns is not exactly true. 
In practice, the primary current, ip, consists of the reflected secondary current, 
N s / N p is plus a magnetising current, /m , used to produce the flux in the core. This 
current does not represent a power loss. It is used to maintain the magnetic field. 
Magnetising current lags the applied voltage by 90°. Therefore, it can be accounted 
for by an inductor in parallel with the ideal transformer as shown in Fig. 9-4. Any 
non-linear effects due to core material are represented by changes in this inductance. 
The magnetising current arises from the finite permeability of practical core materials. 
Magnetising current, 4r, should be distinguished from no-load current or exciting 
current, Io, which consists of /*/, plus another current, I  l o s s ,  that represents hysteresis
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and Eddy-current losses in the core. This latter current is in phase with the applied 
voltage and can be accounted for by a pure resistance in parallel with the magnetising 
inductance as shown in Fig. 9-4. In fact, this resistance is not constant, but varies 
with the rate-of-change of the flux density, dB / dt; that is, it varies with the applied 
voltage.
The total current, Io, can be measured by leaving the secondary circuit open, and 
measuring the primary current, which is the no-load current. Provided primary 
circuit impedance is low, magnetising inductance does not change with load 
variations since it reflects the properties of the core. However, it does change with 
flux density since it is proportional to p, as shown in Fig. 9-5. Once the core is 
saturated, the permeability of the core reduces to that of air and equals to 1. The 
transformer behaves as if there is no core, or it has an air core.
Magnetising inductance is approximately the inductance seen looking into the 
primary with all secondaries open-circuited since primary winding leakage inductance 
is usually very much smaller.
Usually, the no-load current is less than 5% of the full primary load current (the 
secondary current reflected to the primary). The maximum permissible peak no-load 
current should be no greater than 10% of the primary load current.
The magnetising current, that flows in the primary, and the applied voltage vp, are 
related by the formula:
Usually, Ll is small compared with Lm, Therefore, Eq. (9-2) can be written as:
9-3-2 Effect of Magnetising Current
As noted earlier, the magnetising current, im, is necessary to produce the required 
flux since permeability is assumed to be finite. This current flows in the primary




circuit and does not cause power loss in the secondary circuit. On the other hand, im 
flows in the power switches and increases the primary power loss. Therefore, it has 
several drawbacks:
1. Causes additional heat in power switches and, therefore, in the system, with the 
negative consequences resulting from this heat.
2. Requires higher current ratings of power switches to accommodate for this extra 
current.
3. Must be reset, or cycled with zero average value, at the end of each switching 
cycle to prevent saturation.
4. Additional power-loss in 1. and 3. reduces the efficiency of the system.
Due to these drawbacks, magnetising current should be kept as low as possible.
9-3-3 Ways of Reducing Magnetising Current
Eq. (9-3) shows how iM is related to LM and vp. Therefore, to keep iM small, LM 
should be large or vp should be small. Usually, the applied voltage, vp, is given by 
the application and can not be reduced. LM, on the other hand, is the only parameter 
which can be used to reduce iM. To find how LM can be increased, some simple 
rules are followed:
H- l ,  = N P iM (9-4)
where : H  is the magnetic field strength [A/m], 
le is the effective magnetic path [m],
Np  is the number of primary turns, and 
iM is the magnetising current [A].
From the induction law, the following can be written:
V = N  — - N  A —  (9-5 a)
p P dt P e dt
2 0 0
K  = Lu  (9-5b)at
where : B  is the flux density [T], and
Ae is the effective core area [m2].
From Eq's (9-5a) and (9-5b):
But generally:






Eq's (9-6) and (9-8) give:
Lm = N PA , = N P2 y - / /  = A„NP2 (9-9)
e e
A
where An = - j - - f i  is the core factor.
Eq. (9-9) shows that to increase LM, a core with higher permeability, [i, is required, 
with a large effective area, Ae, and a small effective magnetic path, le. Also, LM can 
be increased by increasing the number of primary turns which has a considerable 
effect on the magnetising current since LM is proportional to N p2. However, 
increasing N P reduces the flux density, B  [see Eq. (9-5a) ]. This in turn, reduces the 
power that the transformer can transfer. It is worth mentioning here that the power 
available to transfer by transformers is proportional to the rate of change of the flux 
density as follows [4]:
P ~ f s w ' Ve J HdB (9-10)
Bl
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where: f sw is the switching frequency [Hz],
Ve is the effective core volume and equals Ae • le [m3], and
Bl and Bh are the minimum and maximum working flux densities, respectively.
Therefore, the number of turns is limited by the power requirements rather than the 
magnetising current.
9-4 EQUIVALENT SERIES RESISTANCE fESRl
9-4-1 Introduction
One of the important applications of capacitors is in filters in power supplies to 
reduce the output ripple voltage. Two ripple components exist at the same time. The 
first component is due to the capacitor value itself, where the voltage drop across it is 
given by:
where tj and fc are the beginning and the end of the "on" time [sec], 
i is the ripple current in the capacitor [A], and 
C is the capacitance [F].
During the time ftr*/), the ripple current i defined by the filter inductance, ramps in 
the capacitor. The component, AVC, is in quadrature with the ripple current and is 
not sinusoidal. The second component is due to the resistive component of the 
capacitor, and it is triangle in form and in phase with the ripple current. The total 
ripple voltage of the capacitor is the vectorial sum of the above two components.
The resistive component of a capacitor is the sum of many physical aspects of the 
capacitor, and is called the Equivalent Series Resistance, or ESR. The ESR can be 
given by:
(9-11)
ESR = D F /2rfC (9-12)
2 0 2
where /  is the operating frequency [Hz],
DF is the dissipation factor or power factor, PF.
DF  varies with / ,  C, the dielectric resistance, R, and any other condition, e.g., 
temperature or moisture, which causes C or R to change. Hence, when DF is used to 
determine ESR, it should be made at the frequency at which the capacitor is to 
operate. ESR and DF increase significantly with frequency due to the increase in the 
dielectric resistance to changes in polarization and more importantly the increase in 
resistance of the metal oxides at each of the interfaces. In wet electrolytic capacitors, 
ESR increases as they age, i.e. the electrolyte paste dries out.
9-4-2 Effect of the ESR
If the capacitor is used in the output filter in a switching power converter, then the 
magnitude of the ripple voltage due to ESR can be given by:
A VESR= iE S R  (9-13)
where / is the ripple current flowing in the capacitor.
This voltage is significantly larger than the ripple caused by the capacitor value, AVC. 
On the other hand, the ESR of the filter capacitor plays an important role in the 
stability of the switching power supplies where, together with the capacitance, 
introduces a zero in the transfer function of the closed loop of the system. This zero 
should be taken into consideration when designing the compensation network of the 
error amplifier in the feedback loop to satisfy the criteria for a stable loop.
Hence, ESR is a critical parameter to the performance of switching power supplies, 
and should be reduced as much as possible, and accurately measured. It is useful to 
emphasize here that reducing the ESR, by choosing a good quality capacitor, is much 
better than increasing the value of the capacitor itself.
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9-4-3 ESR  Measurement
Fig. 9-6a shows the equivalent circuit of an electrolytic or tantalum capacitor, while 
Fig. 9-6b shows a circuit used to measure its ESR. Fig. 9-6c shows the pulse 
waveform of the input and output voltages of the circuit in Fig. 9-6b. Ls is only 
important at very high frequencies.
From Fig. 9-6b, if the external resistor R is much larger than ESR , the current i is 
given by: i = VIN IR . Therefore, ESR can be found from:
VE„. = /• ESR = ^~ E SR = >  ESR = V r s r ' R  (9-14)EER R
from which the ESR can be evaluated, where V Es r  is measured by a CRT, and VIN and 
R  are pre-determined. For large capacitors which have lower ESR, the current step 
should be quite large to get a measurable V Es r .
The circuit shown in Fig. 9-7 was built based on the above theory to measure the 
ESR of capacitors. The capacitor used for this purpose has a typical capacitance of 
4700 pF type EG from Roederstein and has a CR (capacitance times ESR) product of 
190-10^@ 100 Hz [5] [see App. (9)]. According to [5], ESR is calculated as 
follows:
190-10-6ESR = -■ - - = 40.4 mQ (9-15)
4700-10-6
Using the circuit shown in Fig. 9-7, V e s r  was measured to be 36.5 mV @ 100 Hz. 
The current was calculated from the voltage drop across R2 to be 1.02 A when Qt is 
“off”. Hence:
ESR = 36 Sm?  « 35.7 inn (9-16)
1.02 A
The capacitor value was measured by an LCR meter and found to be 5860 pF @ 100 
Hz instead of 4700 pF. In this case, according to the data sheet, ESR is calculated 
as:
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ESR = ^  = 32.4 mQ
5860-10
This value is very close to the calculated one of 35.7 mfl. Another sample was taken 
from another type of capacitors, and the ESR was found to be in a close 
approximation to that given in the data sheet.
In the circuit shown in Fig. 9-7, R2 should be non-inductive resistor. Cs is used to 
eliminate the oscillation generated due to the inductance of the long wires from the 
power supply to the board, and is connected directly at the entrance of power supply 
leads. The length of the wires along the path: C?, R2, C2 and ground, should be as 
short as possible to reduce any stray inductance. The circuit provides a facility 
through a variable resistor* Ri, to change the frequency at which the ESR of the 
capacitor is supposed to be measured. This circuit was packaged in a suitable metal 
box and used in the lab for future ESR measurements.
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Fig. 9-1 Leakage and useful flux 
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Fig. 9-6 a) Equivalent circuit of a capacitor, b) a circuit to measure the ESR, and 
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Fig. 9-7 A circuit for measuring ESR of a capacitor
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The PSPICE circuit simulator enables the user to quickly create, simulate, and test 
circuit designs which contain analogue and digital components, through its schematic 
entry capability, or through creating a netlist description of the circuit to be simulated 
[1, 2, 3]. Therefore, in order to simulate a circuit, there is no need to completely 
understand the function of each component in the simulated circuit, or to write the 
differential equations that describe the behaviour of the circuit. In contrast, MATLAB 
is a numerical simulator and is not designed for circuit simulation. Therefore, the 
user must create the mathematical component models and set up systems of 
differential equations to simulate a circuit. In some cases, e.g. where typical 
waveforms are required for examination, it is beneficial to use MATLAB in order to 
avoid intrinsic problems that exist in PSPICE, though this is not always an easy task. 
The next sections describe PSPICE problems and how they can be avoided.
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10-2 PSPICE PROBLEMS
10-2-1 Long Computation Time
The main problem when using PSPICE to simulate high frequency circuits is the time 
required by the program to finish simulating the time range o f interest which may 
include several thousand high-frequency cycles.
During analogue analysis, PSPICE maintains an internal time step which is 
continuously adjusted to maintain accuracy while not performing unnecessary steps. 
During non-active periods of circuit operation, the time step is increased, and during 
the active periods, it is decreased [1]. If the circuit has very high frequency signals , 
and high accuracy is required, the time step is adjusted to suit these requirements. 
This results in very short time steps and, hence, very long computation time.
This problem becomes a particular nuisance when long time constants, i.e. low 
natural frequency signals, exist in the simulated circuit which also contains high 
frequency signals. If it is required to examine these low frequency signals, the Final 
Time parameter, which is the real simulated time will be long. Also PSPICE will 
reduce the time step in order to follow the high frequency signals and to stay below 
the required tolerance. This results in a very long computation time which, in some 
cases, can take several days!
10-2-2 Non-Convergence Problems
In order to simulate electrical circuits, PSPICE solves a set of non-linear equations that 
describe the behaviour of the circuit. This is done using Newton-Raphson algorithm 
[4, 5], which is an iterative technique. In some cases, PSPICE cannot find a solution 
to these equations, and the simulation comes to a halt with a non-convergence error 
message. Examining the output file of the simulated circuit can help in detecting the 
reason for the error, e.g. if a very high current or voltage spike is generated.
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10-2-3 Large Required Memory for Data Files
The results of the simulated circuit are saved in a file called “filename.dat”, which is 
used by Probe to visualise different waveforms. This data file is very large and takes 
quite a large size of memory space. This not only has the effect of increasing the 
memory size required, but also slows down visualising the required waveforms in 
Probe.
The following section describes some experience gained in overcoming PSPICE 
simulation difficulties. If these ideas fail to solve the difficulties satisfactorily, 
MATLAB or some other program may have to be used to generate typical circuit 
waveforms.
10-3 SOLVING PSPICE PROBLEMS
10-3-1 Reducing Computation Time
10-3-1-1 Initial conditions
Initial conditions can be voltages across capacitors, or currents in inductors. Initial 
conditions of magnetic flux density, B, in transformers, on the other hand, is not 
available at the time of this writing. To solve initial condition problems in 
transformers, refer to Ch. 12.
Applying initial conditions allows the circuit to reach the steady-state quickly, thus 
reducing the Final Time required to simulate the circuit. Setting initial conditions 
may also help in avoiding non-convergence problems, since PSPICE is told to start 
from pre-defined values rather than trying to find a solution for the first time step.
10-3-1-2 Using Save and Load Bias Point
Saving and restoring bias point calculations can significantly decrease simulation 
times when large circuits are run multiple times, and can aid convergence [1].
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10-3-1-3 Number of simulated cycles
Reducing the number of simulated cycles, reduces the total simulation time. If initial 
conditions are properly set, two or three cycles may some times be enough.
If initial conditions are not known, large number of cycles are required. In this case, 
it is possible to obtain non-convergence problems. To help solve this, the number of 
simulated cycles may be reduced, and voltage and current values at the end of the 
simulation can be used as initial conditions for the next simulation. This can be 
repeated if steady-state condition is not reached.
10-3-1-4 Effect of RELTOL
The accuracy of PSPICE analogue results is controlled by the parameters RELTOL, 
VNTOL, ABSTOL, and CHGTOL. The most important of these is RELTOL, the relative 
tolerance, which controls the relative accuracy of all voltages and currents which are 
calculated [1]. The default value of RELTOL is 0.001. If higher accuracy is needed, 
this figure can be decreased to 0.0001 or even lower. If lower accuracy is tolerated, 
RELTOL may be increased to 0.01 or, for rough and fast simulation, to 0.05.
Increasing RELTOL has a considerable effect on reducing the simulation time, as 
PSPICE is allowed to increase the time step in this case.
For example, a forward converter as shown in Fig. 10-1 was simulated with set-up 
parameters as follows:
ABSTOL: 100 pA, CHGTOL: 0.01 pC, RELTOL: 0.002, VNTOL: 100 pV,
Print Step: 100 ns, Final Time: 20 ps, Step Ceiling: 50 ns,
Initial conditions: Inductor current: 2 A, Capacitor voltage: 4.8 V.
The computation time on 25 MHz computer was 223 s. By increasing RELTOL to
0.02 instead of 0.002, the computation time was decreased to 128 s, which shows 
that computation time is related to RELTOL.
Note:
Some times a ripple can be seen in some waveforms, such as diode currents in 
forward converters. This ripple, if it is not a real ripple, may be due to numerical 
instability resulting from increasing RELTOL too much. This ripple does not appear in 
the forward converter inductor current, which may be due different algorithm used to
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solve these currents. If this occurs, RELTOL should be decreased to an acceptable 
level.
10-3-1 -5 Eliminating high frequency oscillation
High frequency oscillations usually exist in switch-mode power supplies due to 
resonance between stray wiring inductance and the parasitic capacitance of 
semiconductors. These oscillations increase simulation time to very high values 
because PSPICE reduces the time step to very small values to follow all the changes in 
currents, voltages and charges. To speed up simulation, this oscillation should be 
minimised or even eliminated. A straight forward remedy for this problem is to use 
proper RC snubbers across power diodes and switches.
10-3-1-6 Reducing switching speed
If semiconductor switches or even ideal switches are used in the circuit, it is 
preferable to close and open them at reasonable speed, since fast switching speed 
generally creates high current and voltage transients especially if series inductance or 
parallel capacitance is broken or short-circuited rapidly. This can help increasing the 
rise and fall times o f signals, thus allowing an increase in the Step Ceiling parameter 
without non-convergence problems. Increasing the Step Ceiling allows PSPICE to 
increase the time step and, hence, increase the simulation speed.
For example, a zero-voltage-switching full-bridge converter (zvs-fb) as shown in Fig. 
10-2 was simulated and took 3.5 hours. It was not possible to increase the Step 
Ceiling further, until the range of .E-table was reduced, which means reducing the 
switching speed. As a result, Step Ceiling was increased to 5 ns instead of 2 ns, and 
the simulation took about 1.13 hour (compared with 3.5 hours).
Reducing the rate o f change o f voltages and currents as a result o f reducing switching 
speed, not only allows higher Step Ceiling to be used, but also increases the time step 
during transitions, which further increases the speed.
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10-3-1-7 Increasing Step Ceiling
Step Ceiling is the maximum time step allowed for PSPICE. It is set to prevent 
PSPICE from increasing the time step to allow signals with high frequency content to 
be examined. If short duration signals need not be examined, then increasing this 
parameter reduces the simulation time. Therefore, it is possible to increase it as much 
as possible, provided it stays below the periods of interest.
Some times, increasing Step Ceiling might cause non-convergence problems. In this 
case, it should be decreased, and other solutions for reducing simulation time should 
be used.
10-3-1-8 Reducing the number of components
Computation time increases as the number of components in the simulated circuit 
increases. Therefore, the number of components should be minimised wherever 
possible. One example of doing this is by using a current source in the output of a 
power supply instead of using an LC filter and a load resistor.
Fig. 10-3 a shows a push-pull inverter with the components used to include a dead 
time between the “on” pulses. The simulation time was 24.2 min on a 25 MHz 
computer. Later these components were eliminated from the circuit, as shown in Fig. 
10-3b, and the dead time was included in ^-tables, Ej and E2. The simulation time in 
this case was 10.4 min, i.e. a reduction of 57% is achieved.
10-3-1-9 Using analogue behavioural modelling
Analogue behavioural models can be used to replace complicated circuits or IC’s. 
This has the effect of reducing the simulation time. On the other hand, it is not 
recommended to use them to replace simple circuits as it takes more time than 
required using the original circuit.
10-3-1-10 Using ideal components
Integrated circuits are simulated in PSPICE by sub-circuits. The number of the sub­
circuits which are used to resemble the integrated circuit, and therefore the number of 
components used, depends on the complexity of the circuit. If, however, typical 
waveforms are to be examined, integrated circuits can be substituted by ideal
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components. This makes it easy for PSPICE to analyse the circuit, and, therefore, 
reduce the simulation time. This also helps in avoiding non-convergence problems 
which may result from the original integrated circuit.
Examples of this are to use ideal switches instead of transistors, E- or G-tables 
instead of comparators, V-pulse voltage sources instead of function generators, etc. 
However, using ideal components, such as switches, may some times cause non­
convergence problems if the simulated circuit has, for example, a current or a voltage 
that is switched rapidly. In this case, some parasitic components should be added to 
reduce the switching speed.
10-3-1-11 Working in parallel with PSPICE
When running PSPICE, the output results (to be distinguished from the data) are 
written to a file called “filename.out”. In this file, the time taken by PSPICE to do the 
job is included. This time is the total time taken including the time during simulation 
when the user is doing some other job, such as examining waveforms, printing, etc. 
All this time is recorded as simulation time, though it is not all spent on simulation. 
For example, one circuit has taken 121 s as a pure simulation time when no other job 
was done during simulation. This time was increased to 360 s when different 
waveforms were examined during circuit simulation.
10-3-2 Solving Non-Convergence Problems [1, 6]
10-3-2-1 Increase iteration limits, ITL1 and ITL4.
10-3-2-2 Increase RELTOL.
10-3-2-3 Increase ABSTOL, CHGTOL and VNTOL.
10-3-2-4 Decrease Step Ceiling and Final Time.
10-3-2-5 Use snubbers across fast switching devices to reduce the rise and fall 
time, especially across rectifiers, freewheeling diodes and power switches. 
10-3-2-6 Use high resistors across inductors, particularly if there is capacitances 
which can cause resonance.
10-3-2-7 Use initial conditions if possible, as described in Sec. (10-3-1-1).
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10-3-2-8 Use voltage limiters in positions where high voltages are expected.
10-3-2-9 When creating a new diode model, try to set reasonable values for GJO 
and RS. C JO - 0 can cause the diode to switch in a zero time and 
cause non-convergence problems [4].
10-3-2-10 Try not to push currents into very high resistances (for example, reverse- 
biased pn junctions). This can cause a very high voltage.
10-3-3 Reducing the Required Memory Size
10-3-3-1 Using Markers
In order to reduce the data file size, markers may be used before the simulation starts. 
If they are used after the simulation, no memory size is saved, but the marked points 
can be monitored in Probe.
Markers are symbols which can be placed on the schematic on selected pins, wires, or 
buses in order to visualise voltages, currents, and digital waveforms in PSPICE. If 
they are placed before simulation, they can be used to limit the results that are saved 
to the data file, thus reducing the memory size taken by this file [1].
10-3-3-2 Reducing number of components
If markers are not used, reducing number of components in the simulated circuity as 
described in Sec. (10-3-1-8), can reduce the memory which the data file needs.
10-3-3-3 Using ideal components and analogue behavioural models
Ideal components and analogue behavioural models can significantly reduce the
memory size, especially if they replace very complicated circuits or components.
10-3-3-4 Increasing No-Print Delay
If the required part of the waveforms to be examined is the last part, which is usually 
the case, then increasing the No-Print Delay parameter suppresses the output of the 
first portion of the analysis, and allows the data of the period of interest to be saved 
in the data file. This, of course, reduces the memory size, and speeds up waveform 
processing later in Probe.
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10-4 OTHER PSPICE PROBLEMS
PSPICE has some other problems which indicate some weakness in the PSPICE 
package, some of which are not interpreted. The following lists some of the main 
common problems encountered by the author during four years of simulation.
10-4-1 Schematic Problems
One such problem occurs if the simulated circuit is complex, and components are 
very close to each other. It has been noticed throughout the simulation, that wires 
which are not connected to each other, and not meant to be connected in the 
schematic, are in fact connected in the netlist. This is very difficult to detect, since it 
is very clear from the schematic that these wires are not connected. The only way to 
detect these errors is to examine the netlist of the circuit carefully, after discovering 
that there are some false or logically untrue signals appear when examining some 
waveforms.
The problem will be so dangerous if these false signals are not discovered. In this 
case, one may complete the simulation and draw results from this simulation without 
noticing that there is something wrong.
Also, even after finding the error, and trying to disconnect the wires which are 
incorrectly connected, it is not so easy to solve, unless deleting all components 
around the error point and reconnecting them again in, probably, a different 
arrangement.
It also has been seen that when finding these errors, another arrangement is made to 
solve this, and when returning to the old configuration the circuit is found to be 
normally working!
10-4-2 Unchangeable Step Ceiling During Simulation
As mentioned earlier, the Step Ceiling is set before the start of the simulation and is 
used to limit the maximum time step taken by PSPICE.
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Usually, at the beginning of the simulation, the time step taken is too small, and the 
minimum allowed time step depends on the Step Ceiling and the Final Time, where it 
decreases as the Step Ceiling decreases.
If the required time step is less than the minimum one, PSPICE issues an error 
message that the time step is too small. In this case, if no change is possible in the 
circuit, either the Final Time or the Step Ceiling must be decreased.
The Final Time is usually determined by the time of interest and can not be reduced 
below some value. Therefore, the only parameter which may be changed in this case 
is the Step Ceiling.
Reducing the Step Ceiling, however, increases the computation time considerably 
and it is not possible to reduce the Step Ceiling at the beginning of the simulation to 
pass the first part of the simulation, and then increase it for the rest of the simulation 
in order to reduce the computation time.
To solve this problem, the same solutions to reduce the computation time may be 
followed as described earlier.
10-4-3 Long Display Time
When a signal is displayed in Probe, it takes some time for the data to be prepared 
and the signal be displayed. The time taken for this, increases as the data file size 
increases.
If now another signal is to be displayed, irrespective- of being on the same axis and 
has the same scale or not, the previous signal will be redisplayed followed by the new 
signal. The time needed in this case, is the time required to prepare the data for the 
new signal and the time required to display both signals.
Any addition or deletion of any waveform, axis or plot, or any change in y- or x-axis 
scale, Probe will redisplay all of the remaining signal, though most of the times is not 
required.
Also, when printing a graph, Probe redisplays all of the printed waveforms when the 
data are prepared to be sent to the printer.
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Therefore, if the data file is too big, very long time is unnecessarily required to 
examine or print different waveforms, which seems a weak point of the PSPICE 
package.
To solve this problem, it is recommended, prior to displaying any waveform, to add 
the required plots and axes, scale axes, and restrict the time to the range of interest. 
It is also preferred that all other windows, if opened, are closed to speed up Probe 
execution time.
10-5 MATLAB PROBLEMS
MATLAB requires a full understanding of the function of the circuit to be analysed. 
Moreover, it requires entering a set or sets of differential equations that describe the 
behaviour of the simulated circuit. Therefore, it is very difficult to simulate very 
complicated circuit, especially those involving non-linear components, such as 
transformers.
Editing circuits is also not an easy issue. It requires redefining functions and 
changing some or all of the previous equations.
On the other hand, MATLAB is quite fast compared to PSPICE, and non-convergence 
problems are rarely encountered. Therefore, if these problems can not be solved in 
PSPICE, using MATLAB to simulate electrical circuit is preferred particularly if all 
component models needed to simulate the circuit are available in the MATLAB library.
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Power electronics circuits are modeled and simulated to gain insight into their 
operation, optimize their control, and optimize the use of components and 
materials used in them. Until recently it had been difficult to model the nonlinear 
behaviour of practical inductors and transformers which largely arises due to the 
nonlinear behaviour of the magnetic core material used. The development of a 
nonlinear MATLAB model is now considered.
dc/dc converter modeling has been an extensively research topic, including 
magnetic core modeling.
Because of the non-linearity arising from the BIH loops of magnetic core materials, 
practical inductors and transformers are very difficult to analyze via traditional 
analytical methods, which made it difficult to obtain an accurate model of the 
hysteresis phenomena.
With the continuous improvements in modem power electronics to improve wound 
components utilization and the design for even greater miniaturization, the study of 
the magnetic core behaviour becomes increasingly important. The importance of 
having an accurate core model increases as the switching frequency increases, since 
the core loss which depends on the BIH characteristics increases.
A non-linear magnetic core model including hysteresis and saturation, based on the 
Jiles-Atherton magnetic model [1] does exist in PSPICE [2-5] as mentioned earlier, 
and it is simple to use and quite accurate. But as presented in Ch. 10, PSPICE has 
its own difficulties which require using other simulators that solve some of PSPICE 
problems.
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Attempts have been made in this report to exploit the MATLAB numerical simulator 
to simulate and model electrical circuits if a library containing the required element 
models is available.
Since this work is concentrated on isolated dc/dc converters using transformers as 
isolated elements, extensive work has been spent on transformer modeling in 
MATLAB to demonstrate the ability of such simulators to simulate electrical circuits 
including transformers.
The following sections illustrate how hysteresis and saturation may be modeled in 
MATLAB, and discuss the limitations of the model.
11-2 B/H LOOP MODEL PROCEDURE
The procedure followed to model the magnetic core B/H loop is briefly 
summarized here and is developed from [6],
The model assumes that the upper and lower branches of the hysteresis loop which 
form the major loop is given.
An approximate magnetization curve is calculated from the average of the upper 
and lower branches of the major loop, and is defined when H  and B  start from zero 
and increase or decrease without reversal. The magnetization curve can, therefore, 
be calculated as follows:
b IMo (H ) = Bl{H)+2 Bu(H ) (11-1)
where Bmag(H) is the flux density as a function of the field strength for the 
magnetization curve,
Bu(H) is the flux density of the upper branch of the B/H loop, and 
Bl(H) is the flux density of the lower branch of the B/H loop.
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The minor loops are the curves followed if H  is varied within - H m a x  to + H u a x  
cyclically.
The upper branch of the minor loop is approximated by shifting the upper branch 
of the major loop downwards by an amount Bd where 0 < Bd < Br, as shown in 
Fig. 11-1. The lower branch of the minor loop is approximated by shifting the 
lower branch of the major loop upwards by the same amount Bd
11-3 OBTAINING THE MAJOR LOOP
Minor loops are approximated from the major loop which is assumed to be given. 
The major loop of any core material can be obtained either from the data sheet of 
the required ferromagnetic material or through measurements. Alternatively, as 
accomplished in this report, the major loop can be obtained from PSPICE which is 
based on the Jiles-Atherton magnetic core model.
The material chosen for this purpose is 3C8, where the magnetic flux density, B , of 
the upper and lower branches of the hysteresis loop as a function of the magnetic 
field strength, H, are given in App. (11). App. (11) shows only the positive values 
of H, and the corresponding Bu(H) and BL(H). For negative H  values, the upper 
and lower B  values are interchanged after changing their sign. All H  values used in 
this chapter are in Oersted [Oe] as that used in PSPICE.
11-4 HYSTERESIS MODELING USING LOOK-UP TABLES
Fig. 11-2 shows how the major and minor loops may be obtained following the 
procedure given in [6]. The model uses look-up tables “Bl” and “Bu” in which 
lower and upper branch values as a function of H  are stored. Si is used to switch
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between the two curves depending on dH/dt. Bjl is the difference between the 
current B value and the lower branch of the major loop, while Bdu is the difference 
between the current B value and the upper branch of the major loop. This value, 
which is Bd in Fig. 11-1, should be subtracted from the corresponding curve when 
dH/dt reverses direction. Bmag represents the magnetization curve values which is 
calculated according to Eq. (11-1) where k = 0.5. The “t” clock and the constants 
111 and -111 are employed to give the magnetization curve values. The blocks F 6, 
F 7 and <SV, Ss are used to force the B values to follow the magnetization curve when 
required. Sg, Sio and S u  are used to solve the problem of the step which the curve 
takes when it reverses direction in order to follow the magnetization curve, when it 
is not required. Blocks Sg and S]0 use the sign of B to decide whether to jump to 
the magnetization curve or not.
Fig. 11-3 shows some minor loops obtained from the model of Fig. 11-2. It can be 
seen that the model fails at small values of B  and H. Also, it can be seen that the 
curves are not smooth due to using look-up table values.
11-5 HYSTERESIS MODELING USING CURVE-FITTING TECHNIQUE
To improve the model of Fig. 11-2, curve fitting technique is used instead of look­
up tables in order to calculate the B values. App. (11) is used in EasyPlot software 
to obtain the equations that match the two parts of the major loop when H  is 
positive. When H  is negative, the same two curves are used to extract B  values as 
described in Sec. (11-3). Fig. 11-4 shows how the major loop can be obtained 
using curve fitting technique. The equations found to acceptably fit the lower and 
upper branches of the hysteresis loop of the 3C8 ferrite material grade for positive 
H  values are as follows:
B{H) = a + b e H,c + dHf e~H,g (11-2)
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where for the lower branch
a = 384.6, b = -498.4, c = 0.7418, </= 27.7,/=  0.8152 and g  = 20.31, 
and for the upper branch:
a = 318.6, b = -207.7, c = 0.6878, d=  86.86,/= 0.4202 andg = 40.04.
Fig. 1 l-5a shows the lower branch resulted from using Eq. (11-2) with the first set 
of data, while Fig. 11-5b shows the upper branch resulted from using the same 
equation with the second set of data. Also shown on each graph are the data given 
in App. (11) which show a good agreement between Eq. (11-2) and App. (11). 
Fig. 1 l-5c shows the major and minor loops resulting from Eq. (11-2) and Fig. 11- 
4 (compare with Fig. 11-3). Fig. 11-5d shows the major loop at very high H  
values, while Fig. 11-6 shows the complete BIH loop model using curve-fitting 
technique.
11-6 USING SEPARATE EQUATION FOR EACH BRANCH
As shown in Fig. 11-5c, at values of H  around zero, the curve has a step change 
because it changes the equation; the equation used for the positive H  values is not 
the same as that used for the negative H  values. This step in the curve causes B to 
change abruptly at zero H  values. To solve this problem and improve the 
appearance of the loops, only one equation for each part of the hysteresis loop 
should be used; one for the whole upper branch and one for the whole lower 
branch. Using complete values for H  (negative and positive), the following 
equation was found to fit the major loop very well:
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B = a arctan(/(// -  c)] UJ-3)
where for the lower branch:
for / /  > 5 Oe: a  = 319.6, b = 1.666 , c =  -0.2152
for / / < 5  Oe: a = 5.578, £ = 1.666, c = -0.2152
and for the upper branch:
fo r / /  >5 Oe: a  =  319.6, b = 1.666 , c = 0.2152
f o r / /  <5 Oe: a  = 5.578, 6 = 1.666 , c  = 0.2152
Fig. 1 l-7a, b and c shows the curves for 3C8 material grade as obtained from Fig.
11-6, and data as obtained from PSPICE which shows a very good agreement 
between the actual B values and the calculated ones.
11-7 CONCLUSION
When trying to model a transformer using Fig. 1 l-7c, it is found that it is difficult 
to obtain // (= dB/dH). The reason for this is that when H  changes direction at the 
far end of both sides of the hysteresis loop, the equation used to calculate B 
changes. Although this is not seen in Fig. 11-7c because the error is very small, 
but because of the inevitable error between the calculated values and the actual 
data, the values of B calculated at - H m a x  and + H m a x  are different for each 
equation. This in turn causes a step in B values at the ends of the hysteresis loop 
which causes /i to have very high values and causes oscillation in the closed loop of 
the transformer model.
Another limitation of the model stems from the fact that the procedure itself does 
not inherently seem to work well at very small minor loops, and/or for converters 
that use only one half of the hysteresis loop such as forward and flyback 
converters, although this is not mentioned in [6].
Therefore, alternative MATLAB transformer modeling techniques will be 
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Fig. 11-4 Extracting the major loop using curve-fitting technique
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Fig. 11-5 a) The lower branch and b) the upper branch as obtained from Eq. (11- 
2), c) the major and some minor loops obtained from the model shown in Fig. 11- 





























Fig. 11-7 a) The lower branch, b) the upper branch and c) the major hysteresis loop 
as obtained from Eq. (11-3)
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Practical transformers are quite difficult devices to model because of their non-linear, 
temperature-dependant electromagnetic behaviour.
In the PSPICE circuit simulator, a method of simply modelling a non-linear single­
phase transformer exists and is quite well developed. Both magnetic hysteresis and 
saturation behaviour may be relatively accurately modelled for a range of core- 
material types. The B/H-\ooy data for any new, or previously unspecified, core-type 
may be approximated and added to a library of core types. Non-linear PSPICE 
inductor and transformer models may then be readily constructed using this and allow 
the steady-state operation of power-electronic circuits to be relatively simply and 
faithfully simulated.
One limitation of the model is that the user is not able to easily set initial conditions 
for the magnetic flux-density, B, in the core. Therefore, the user is not able to adjust 
initial core conditions to reflect worst-case practical initial conditions which may 
cause high transient currents in the transformer primary.
Non-linear three-phase transformers are also not readily modelled in PSPICE using 
simple components and default settings, and a careful study has been conducted to 
develop an acceptable model. The resultant model has been tested theoretically and 
compared with published results, and found to give acceptable results.
While the PSPICE circuit simulator with its schematic entry capability allows circuit 
simulations to be quickly set up and edited later, second-order component effects,
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particularly in semiconductor device models, frequently cause unnecessarily high- 
resolution time stepping, thus slowing down the simulation of switched power- 
electronic circuits and post-processing of results considerably, and creating the need 
for significantly higher memory to store all the data produced. Using a numerical 
simulator, such as MATLAB, and a more idealised functional description of circuit 
operation, often allows typical waveforms and salient performance indicators to be 
computed over a range of operating conditions, say for system optimisation, much 
more rapidly than with a circuit simulator such as PSPICE. However, to date, a non­
linear transformer model for MATLAB with similar capabilities as the PSPICE model 
does not appear to have been developed. A literature survey on transformer 
modelling in MATLAB have been conducted covering the period 1982-1996 to check 
for any existing models. Considerable time has, therefore, been spent developing a 
single-phase MATLAB transformer-model to improve the ways and speed of 
simulating transformer-isolated switching power-converters.
12-2 PSPICE NON-LINEAR SINGLE-PHASE TRANSFORMER MODEL
PSPICE, as previously noted, provides a good non-linear single-phase transformer 
model, except that there is no possibility o f setting initial conditions for the flux and 
field strength in the model.
It is well known that the flux, fa in any raw non-magnetised core starts from zero, 
and increases in one of two possible directions depending on the polarity of an 
applied winding voltage. As the field strength is increased, the initial variation in flux 
is governed by the core material magnetising curve, as shown in Fig. 12-1.
When a voltage, vp, is applied to a winding of N  turns on a core, the flux at any 
time is given by:
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In most practical situations, the constant o f the integration is not zero because o f the 
residual core flux density, i.e. the remanance. In the PSPICE model, however, it is 
always assumed that virgin core material is used to start with. Hence, the constant o f  
integration is always taken to be zero at the start o f the simulation.
If a sinewave voltage is applied to the winding, under steady-state conditions the flux 
will have the same waveshape and also be sinusoidal with a 90° phase shift as shown 
in Fig. 12-2. Also, it should be centred around zero as the applied voltage is. This 
means that when the voltage is at a peak value the flux is zero, and when the voltage 
is zero the flux is at a peak value. Therefore, if the voltage starts from zero, the flux 
should have a value of - <j> max and not the zero value initially shown in a PSPICE 
transformer model with initial virgin core material.
In the PSPICE model, if the voltage started from zero, the resulting variation in flux 
will be similar to that shown in Fig. 12-3, where the increase in flux from zero starts 
when the voltage is zero. The increase continues for as long as the voltage is positive 
(because of the integration), and reaches a peak when the voltage changes polarity. 
From the flux waveform, it can be seen that it is not centred around zero as it should 
be, and the core may saturate if it is normally operated close to saturation, as is often 
the case in practical applications.
Saturation may be detrimental in practice, e.g. causes power semiconductor device 
failure or nuisance fuse tripping, if the voltage source resistance and the transformer 
primary circuit resistance are very low, because it will persist for a relatively long 
time. The exact time is set by the magnetising inductance and primary-circuit- 
resistance time-constant [1, 2, 3]. As primary circuit loss increases due to copper 
and core heating, the transient flux decreases to its normal zero value more rapidly 
and the core flux begins to cycle around zero [1], i.e. a steady-state core flux 
waveform is reached. Another way of looking at this is that the high core flux is 
produced by a high magnetising current. This flows in Rs, the primary circuit 
resistance, and reduces the transformer primary voltage. Hence, the flux will not be 
able to maintain its peak value, and will rapidly tends towards symmetry around the 
time axis. The rate at which a steady-state condition is reached is largely dependent 
upon the transformer primary circuit time constant. That is Lm  /Rs in Fig. 12-4b, 
where Lm is transformer magnetising inductance, and Rs  represents copper loss and
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other series primary circuit resistance. An analysis of Fig. 12-4b now follows to 
show this.
12-2-1 Circuit Analysis For Transient Effect
Fig. 12-4a shows the circuit used to analyse the effect of Lm and Rs on the time taken 
to correct for adverse initial values of flux and, hence, on the magnetising current 
transient decay time. Fig. 12-4b shows the equivalent circuit used to analyse Fig. 12- 
4a where
Rs is the sum of winding and source resistance,
Ls is the sum of the leakage and source inductance (if any),
R[ is the reflected secondary load resistance; R[ = (.Np/Ns)2Rl- 
The core loss resistance is assumed to have the effect of reducing R[ because it is 
effectively in parallel with it, and is neglected. From Fig. 12-4b, the following 
equations may be written:
(12-2)
(12-3)
v i  ~ * p R s  ~ v l s  ~  v p  -  0 =>y -Vj  - i p R g  -Vp (12-4)
(12-5)
^ -  = ^ - [ v , - ( R s + R'L)iP+R[iM\ 
at Ls
(12-6)
V " dt dt Lu
(12-7)
(12-8)
Using the MAPLE symbolic computation package to solve the differential equations 
(12-6) and (12-8) results in an equation for iM having the form shown in Eq. (12-9), 
where kltk2 and k2 are constants [see App. (12-1)]:
> u ( ‘ )  =  v i ( k 1 +  V " r‘ +  k 3e ~ " '2 ) (12-9)
T, =
2o£M 7x1 T.
/^ ( l + ci + b + tJc ) 1 + ci + £ + Vc
2aLM 2 a r
i^ ( l  + a  + £ - V c )  l + a  + £ - > / c
(12-10)
(12-11)





A steady-state value of 4/ is reached when the second and third terms in Eq. (12-9) 
approach zero, i.e. as / —>oo. An approximate steady-state condition may be 
deemed to have been reached after 3 t x or 3 r2 , whichever is longer. The normalised
time-constants rln = xx / xe and x2n = r 2 / re are plotted in Fig. 12-5 as a function
of a  for £= 1 and £=0.0001. At low values of a , r, and r 2 may be approximated 
as follows:
r , »  — r . = — ^ —  (12-13)
1 1 + * * Rs+Ri
T „ l ± t  r , = ^ L  (12-14)
b R^ v '
where = — ■
The exact range of a  for which approximate rl and r 2 values are valid, may be 
judged from the dashed graphs in Fig. 12-5. From the figure, it can be seen that at 
low a, which represents practical situations where Ls «  LM, r2 is much larger than 
r, (more than three orders of magnitude). This leads us to the conclusion that the 
Lm / R!s time-constant may be used to quantify the time taken to reach steady-state 
operation, i.e. « 3LM / R ’s . In practice, Rs is generally much smaller than R[ ;
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therefore the time constant may be approximated by LM /  Rs as reasoned by Say [1, 
2, 3]. A MATLAB program for plotting Fig. 12-5 is given in App. (12-2).
We now have a method of estimating the time taken to reach steady-state core flux 
operating condition in a PSPICE circuit simulation involving a transformer and/or 
inductor. The following example serves to verify the time-to-steady-state estimation. 
If a transformer using a 10 turn primary, a core type ETD59 with Ae= 3.68 cm2 ,
le = 13.9 cm and jur = 2850, is assumed for the circuit in Fig. 12-4, then the average 
value of Lm can be calculated as:
With Rg values of 5, 10 and 15 Q, x2 time-constant values of 0.19, 0.095 and 0.063
To confirm these results, simulations of the circuit shown in Fig. 12-4a, with the 
same parameters as in the example above, were conducted using PSPICE. Fig. 12-6
that the times required for the current to settle are very close to the calculated ones 
obtained from the approximation above. Fig. 12-6 shows that, as Rs increases, the 
magnetising current approaches its steady-state value more rapidly. Fig. 12-7 shows 
the case where Rs is held constant, and different numbers of primary turns, NP, are 
used to change the inductance, Lm. It can be seen that as LM decreases the decay of 
the magnetising current increases. Time constants taken from Fig’s 12-6 and 12-7 
are compared with LM/Rs time constants in Table (12-1).
App. (12-3) describes in full details how the time constant was calculated from 
simulation graphs, and why the value of 2850 was assigned for //r in Eq. (12-15). 
Irrespective of existing errors in calculating the time constants analytically and in 
simulation, as described in App. (12-3), and irrespective of Lm variations during
(12-15)
Lu  = 3-6 8 ' 10 . 102 • 4 x -1CT7-2850«0.95 mH 
M 13.9 10' 2
ms are obtained from x2 -
shows the magnetising current for different Rs values, from which it may be shown
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simulation, Table (12-1) shows good agreement between simulated and analytical 
results, and confirms the validity o f the above time constant approximation for 
predicting the time required to reach steady-state conditions.
conditions calculated r2 [ms] r2 from PSPICE [ms]
R s = 5 , Lm =0.95 m 0.19 0.224
i?s= 1 0 , Lm =0.95 m 0.095 0.11
R s= 15 , Lm = 0.95 m 0.063 0.075
7^5=10 , LM =0.95 m 0.095 0.11
7^=10 , Lm = \ .368 m 0.137 0.147
7^=10 , Lm =1.862 m 0.186 0.2
Table (12-1) Calculated and simulated r 2 time constants for different values of Rs
and Lm
From the above, it is concluded that a relatively long time is required to reach the 
steady-state if it is assumed that all parasitic elements are properly added to the 
circuit. For example, if the switching frequency is more than 20 kHz, i.e. a switching 
period smaller than 50 ps, as is often the case in switching power supplies, a large 
number of switching cycles would have to be simulated before steady-state 
transformer operation is reached. In PSPICE it is impossible to simulate a few milli­
seconds, if the waveforms are changing in hundreds of nano-seconds; this might take 
days of simulation time. Hence, it is imperative that a technique of pre-setting 
transformer core flux conditions be found.
12-2-2 Procedure For Rapidly Establishing Steady-State Flux
12-2-2-1 Single-phase transformer
In Fig. 12-2, when the voltage is at a sinewave peak, the flux is at a zero. Although 
initial values o f the flux may not be set in the PSPICE non-linear transformer model, 
the possibility exists o f setting the voltage at any value either by “delay” or “phase” 
parameters, and the voltage can be shifted such that it starts at a peak, to properly
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coincide with a flux zero. Since the flux in the PSPICE transformer core always starts 
from zero, correct initial conditions may thus be rapidly established, and the core flux 
will hereafter increase or decrease according to the voltage. Using this procedure, 
exactly the right flux waveform is obtained, and the flux will be centred around zero 
as shown in Fig. 12-2. Voltage waveforms other than sinewaves should also be 
delayed, using similar reasoning as above, such that steady-state flux conditions may 
be rapidly established to model normal circuit operation without having to wait for 
transformer start-up transients to decay.
12-2-2-2 Three-phase transformer
In three-phase transformers, the simplest core is the three-limb cored type, where 
three voltages are applied to three windings on separate transformer core limbs. The 
applied voltage waveforms will be 120° out of phase. One of the voltages can be 
started at a peak as mentioned above; the other two will be at values lying at + and - 
120° from the peak. To establish steady-state flux conditions in a three-phase 
transformer, the first voltage is delayed such that it starts at a peak value, the second 
voltage is not applied to the circuit until a peak (positive or negative) is reached. 
This is done using a switch which is turned “on” at the voltage peak as shown in Fig.
12-8. The switch then stays “on” for the rest of the simulation. The switch may be 
controlled by a pulsed voltage source model “Vpulse” or a piece-wise-linear voltage 
source “Vpwl”, available in PSPICE. The flux in the third limb is similarly set up by 
applying the third phase voltage at a peak, as shown in Fig. 12-10.
The circuit in Fig. 12-9 allows the initialisation of steady-state flux conditions in core 
limbs to be simulated in PSPICE, where
V], V2 and V3 are the three-phase voltages,
Vc2 and Vc3 are the piece-wise-linear voltage sources to control the switches 
S2 and S3,
Ri is very small and used to break the loop between a voltage source and an 
inductor, and 
TXi is the three-phase transformer under test.
Fig. 12-10 shows the three-phase voltages and the corresponding flux.
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12-3 MATLAB NON-LINEAR SINGLE-PHASE TRANSFORMER MODEL
12-3-1 Simplified Transformer Model
Transformer primary current, iP, comprises a reflected secondary current, i 's , and 
magnetising current, /m, components, as shown in Fig. 12-1 la. The magnitude of i’s
the transformer magnetising inductance, LM, for any a.c. voltage level. Lm is fixed at 
transformer manufacture by the number of turns in the excited winding and the core 
geometry and material.
For a transformer connected to a simulated a.c. supply and resistive load as shown in 
Fig. 12-1 la, a mathematical transformer model may be developed for use in a 
numerical equation solver computer package, such as MATLAB, which allows the 
electrical and magnetic transformer operation conditions to be computed. Primary 
and secondary voltage and current waveforms and core flux waveform are computed 
by solving transformer Eq’s (12-16) to (12-21). This is performed by the 
MATLAB/SIMULINK simulations illustrated in Fig. 12-1 lb.







(1 2 -2 1 )
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Voltage, current and flux waveforms for the following circuit and transformer 
parameters are given in Fig’s 12-12a and 12-12b:
Sinewave source: Vj = 100 V, / 7 = 100 kHz, <f>j = 90°
Transformer : NP = 20, Ns = 4, LM = 5.32 mH
Load : Rl = 10 Q
12-3-2 Non-Linear Transformer Model
In the transformer model shown above, LM was assumed to be constant. In fact, Lm 
is a non-linear component since it varies directly with the permeability of the core, //r, 




In Eq. (12-22), ju0 is the absolute permeability and equals 47tl0“7 H/m, and fir is 
the relative permeability. fir is responsible for the change in magnetising inductance 
with core flux density, B , and, hence, the primary voltage, vP. Fig. 12-13 shows how 
the permeability of the core grade 3C85 changes with B. Therefore, to improve the 
model, the non-linear behaviour of Lm should be included in the model.
12-3 -2-1 Specifying non-linear magnetising inductance
A non-linear magnetising inductance MATLAB model may be set up using a 27- 
dependant Hr function as shown in Fig. 12-14. This solves Eq’s (12-22) to (12-25) to 
give im and B  for a given excitation voltage waveform. A magnetic field intensity 





If, for instance, a core type ETD59 which has a 3C8 material grade, is used with the 
following parameters:
Ae = 3.68 cm2, and le = 13.9 cm, and if A^p = 20, as in the example above, then:
When Lm was assumed constant, /ur was assumed to be 4000. Therefore, LM was
MATLAB “look-up table” function, where discrete values of this table are taken from 
Fig. 12-13 and shown in App. (12-4) [4].
Fig. 12-14 shows a non-linear inductor model for obtaining h/ , which takes into 
account Lm variations with B . Fig. 12-15a shows the magnetising current waveform, 
together with the flux waveform for the conditions shown below the figure. Fig. 12- 
15b shows how H  changes with B for the model in Fig. 12-14. It is noticed from Fig.
12-15 that as B increases beyond 200 mT, Lm starts to decrease and the magnetising 
current increases rapidly. A very high current will flow if the input voltage is further 
increased, and the non-linear inductor or transformer core is driven into saturation.
12-3-2-2 Adding primary circuit inductance and resistance
In the previous model, when the flux density increases, jnr is reduced and the 
magnetising current increases rapidly. However, the model does not correctly predict 
the effects of flux saturation. For example, if the input voltage is dc, the model still
Ngives an output equals to —-  vp . Practically, when fir starts to decrease at the knee
Lu  = •4*  •10-7 • ^  = 133 • 1 ° -V  (12-26)
calculated to be 5.32 mH. To include the changes of jur in Lm , we made use of the
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of the hysteresis loop, the change in the flux d(j>/dt starts to decrease. Therefore, the 
output voltage decreases, as it is proportional to d<j>! d t.
In practice, the voltage source has an impedance; resistance plus inductance. Also, 
the transformer has leakage inductance and wire resistance. These affect the primary 
voltage, and hence the output voltage, when the primary current increases due to 
saturation. Fig. 12-16 shows a simplified equivalent circuit of a transformer (ignoring 
core losses), including source and primary impedance, where
Rs and Ls are the source resistance and inductance, respectively,
RP and Ll are the primary and secondary wire resistance and leakage
inductance,
Lm is the magnetising inductance,
Vs is the secondary current reflected to the primary,
iM is the magnetising current and
ip is the primary current.
Further terms may now be added to the transformer model to better reflect practical 
circuit operation, such as primary circuit and winding resistance, and primary circuit 
and winding leakage inductance as shown in Fig. 12-16.
Referring to Fig. 12-16, the following may be written:
v, = vp + vD= vp +(RS + Rr )ip + (Ll + 4 ) ^ -  (12-27)
vP = v , -[(R s + Rp)ip +(Ll +LmA  (12-28)
dt
Eq. (12-28) can be solved as shown in Fig. 12-17, where “subsystem” block is 
described in Fig. 12-18.
The MATLAB non-linear transformer model in Fig. 12-17 is used to compute 
vp, i's , iM and ip waveforms with the following parameters:
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Transformer: NP = 20, Ns = 4, RP = 0.1 Q, Ll = 100 nH, core type is ETD59 
w ith^e = 3.68 cm2, 4 = 13.9 cm and 3C8 material grade.
Primary circuit impedance: Rs = 0.1 Q, Ls = 100 nH 
Source: sinewave with V = 300 V , at = 2;r/, / =  100 kHz 
Load resistance: = 10 fl
Fig. 12-19a shows the input voltage, V/, and the primary voltage, vP, while Fig. 12- 
19b shows i's , Im and ip. Since RP, R s , Ll and Ls are small and no saturation occurs, 
the voltage drop across these impedances is very small, and the primary and input 
voltages are identical.
If the load is increased from RL= 10 Q to Rl = 2 Q, and Ll is increased from 100 nH 
to 5 pH, Fig. 12-20 will be obtained. Comparing Fig’s 12-19 and 12-20, it is evident 
that a greater difference exists between vP and v7. A noticeable phase shift is now 
also seen between the two voltages and v7, i.e. vP lags v7 because of the inductive 
primary circuit impedance. Fig. 12-20b shows the instantaneous values of i's , iM and 
iP, from which it can be seen that i's , and, hence, ip become very large, while 4/ 
remains relatively unchanged.
To prove that the model is able to show saturation, the effective area of the core has 
been reduced to increase the flux density, B , beyond the saturation value. Therefore, 
A e was decreased from 3.68 cm2 to 3.1 cm2 and the frequency was reduced from 100 
kHz to 20 kHz, and Fig. 12-21 was obtained. From Fig. 12-21b it can be noticed 
that at the time about 1.2 ps, 4/ increases rapidly to about 23 A, because of 
saturation since Lm starts to decrease. This in turn, increases ip which results in 
reduction in vP as shown in Fig. 12-2la, and reduction in i's as it is proportional to vp. 
Although the model developed does not induce hysteresis, it can easily model all 
transformer conditions. Also, since this model deals with instantaneous values, it 
accepts any input voltage such as square wave, with any duty-ratio, since there is no 
restrictions on the shape of the input voltage. Furthermore, it accepts any load if an 
equation relating is to vs is found. App. (12-5) shows some load configurations, the 
equations relating is to vs, and how it can be implemented in MATLAB. These 
equations should replace the 1 /Rl block in Fig. 12-18. Any secondary leakage
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inductance, if any, can be added in series with load inductance. Fig. 12-22 shows 
some waveforms of voltages and currents when a square wave input voltage is 
applied to the transformer as shown in Fig. 12-22a. The load in this circuit was a 
pure inductive load of 100 pH. Higher voltage will saturate the core as can be seen 
from Fig. 12-22b. Fig. 12-22d shows the difference, vD = v7 -vP, because of the high 
primary impedance.
12-3 -2-3 Using the model
Fig. 12-23 a shows the complete MATLAB non-linear single-phase transformer model, 
where:
v/ is the input voltage,
vs is the output voltage,
R s  is an optional constant which represents any source and/or primary winding
resistance. It can be left unconnected if a zero resistance is assumed,
L s  is an optional leakage and/or source inductance. It can also be left 
unconnected if it is assumed to be zero, 
i s  is the secondary current, where the load should be connected between vs
and i s  [see App. (12-5)]. In case of resistive load, R l ,  a gain of 1 / R l  should 
be connected between these two points, 
i p ,  i M  are the primary and magnetising currents, and are taken out only for 
measurements and should not be connected.
The secondary winding resistance and leakage inductance can be included exactly the 
same way as in the primary. Alternatively, they can be included in the primary 
resistance and inductance.
A generalised MATLAB transformer model has been created for use in power- 
electronic circuit simulation and has been reduced to a simple sub-circuit schematic 
called NLSPT (Non-Linear Single-Phase Transformer), as shown in Fig. 12-23b.
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Fig. 12-2 Sinewave excitation voltage 






1 5,0 1 2
Fig. 12-3 Sinewave excitation voltage and corresponding 
core flux as obtained in PSPICE model
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Fig. 12-4 (a) Transformer circuit and (b) simplified equivalent circuit to estimate time taken to 
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Fig. 12-10 Voltages and the corresponding flux waveforms in a three-phase transformer 
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Fig. 12-12 Waveforms for the simplified transformer model in Fig. 12-11
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Fig. 12-13 jj,r versus flux density, B , for 3C85 grade ferrite core material
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(a) Magnetising current 
considering Lm variations with B
(b) Flux density, B , versus 
magnetic field, H
Fig. 12-15 (a) Magnetising current and flux density, and (b) B-H  loop for a sinewave 
input voltage: V = 160 V, /  = 10 kHz
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Fig. 12-17 Calculating vP from v7 and ip
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Fig. 12-20 Waveforms for a sinewave input voltage: V = 300 V , RL = 2 Q, Ll = 5 pH, Ae 
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Fig. 12-21 Waveforms for a sinewave input voltage: V = 300 V , RL = 2 Q, Ll = 5 pH, Ae =
0.5 cm2, / =  20 kHz
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Fig. 12-22 Waveforms for a square wave input voltage: V = 300 V , load = 100 pH, Ll = 100 
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In the previous chapter, the development of a non-linear single-phase transformer 
model was discussed. This will now be used to simulate the operation of several 
transformer-isolated dc/dc converter topologies such as single-ended forward 
converter and flyback converter.
The philosophy of the simulation is to set up a set of equations that describe the 
behaviour of the system when the power switch is “on”. When the switch is “off”, 
another set of equations should be set up, taking into consideration the interruption 
of the transformer magnetising current. Parameter values from one state of operation 
should be transferred to the next state of operation, and used as initial conditions for 
this state. The equivalent circuit for each state will be drawn to facilitate 
understanding the model.
As mentioned earlier, a full understanding of the function of the simulated circuit 
including the transformer operation, and the equations that describe each state of 
operation are essential in such modeling techniques. For details on dc/dc converters 
operation, refer to chapters 2 and 3.
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13-2 MODELING A CIRCUIT WITH A PURE RESISTIVE LOAD
At first, the simple circuit shown in Fig. 13-la is modeled, where two states of 
operation can be distinguished.
13-2-1 The Switch is “on”
In this case, the equivalent circuit is as shown in Fig. 13-lb, where the following 
equations can be written:
iP =iM+I'L (13-1)
iM = j ~ j vpd t (13-2)
M
I', = —  (13-3)
L R'l y ’
where
(13-4)N c
Eq’s (13-1), (13-2) and (13-3) contain three unknowns: ip, iM and /[ , and can be 
solved easily as will be shown shortly.
13-2-2 The Switch is “off”
In this case, the equivalent circuit transfers to that shown in Fig. 13-lc, where Vjn is 
disconnected from the circuit and only R[ is connected in parallel with Lm. Energy 
has been stored in LM during the first state and is going to be dissipated in R[ .
At the instant of turn-off, 1m has a value /momx) which is the last value from the 





The magnetising current given in Eq. (13-5) should produce the same voltage vP that 
generates this current. If the equation :
is simply used to obtain vP, the resulting vP does not produce the same Im, and no 
solution for Eq’s (13-2) and (13-7) is found. The reason for this is that LM is not 
constant but varies with time. Therefore, Eq. (13-7) should be modified taking into 
consideration Lm variations as follows:





which can be rewritten as:
(13-10)
Using MAPLE software to solve Eq. (13-10) gives:
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- f -* —  
iM(0  = K e i L^ (13-11)
Eq. (13-11) is used to calculate the magnetising current (which is the same as the 
load current in this case) during the second state of operation.
In Eq. (13-11), if L ^ t)  is constant, then * ^ ( 0  _ an(j the current becomes:
dt
R'l  L-t
iM(t) = Ke Lm =Ke ■t/T (13-12)
At t = 0 ,iM(t) = Imam) which yields K  = Iu(m y  Therefore.
(13-13)
which is the same as Eq. (13-5). However, ifZj^t) changes with time, Eq. (13-5) is 
no longer valid and Eq. (13-11) should be used instead.
The constant K  may be obtained from Eq. (13-11) where at t = 0, iM (t) = / M(inax). 
Substituting this in Eq. (13-11) gives:
IM  (max) K e
*2*hR'L-f -d t la
J LM(t) (13-14)
(=0
f -£ — t* 
K - I  e Lm(0JW(max) (13-15)
t =0
13-2-3 Model Description
In the last two sections, the equations for each equivalent circuit corresponding to the 
various states of operation of the modeled circuit were derived, and now ways of 
solving these equations in MATLAB will be considered.
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Eq’s (13-11) and (13-15) may be realized as shown in Fig. 13-2, where the “S” block 
represents the power switch in the circuit with a step function as the controlling 
signal. From the figure, it can be seen that K  follows Eq. (13-15) as long as the 
control signal is zero (the power switch is “on”). When the control signal takes a 
positive value (the power switch is “off’), K  takes the last value defined by Eq. (13- 
15) which stays constant as long as the switch is “off”. This value is used to calculate 
vP using Eq. (13-9a) when the switch is off.
Fig. 13-3 shows the complete circuit model which may include values of primary and 
secondary winding resistance if known, and also leakage inductance as described in 
Ch. 12, turns ratio, core parameters, etc.
Fig. 13-4a depicts the iu and vP waveforms obtained using the model in Fig. 13-3, 
whereas Fig. 13-4b depicts the same waveforms obtained using a PSPICE model with 
the same parameters. In the figure, a small difference between the magnetising 
currents is evident. This is due to using the “average 2?///” curve in the model instead 
of using the B/H hysteresis loop.
The time taken by PSPICE to simulate 20 ps at a tolerance o f  0.1% is 26 s, while that 
required by MATLAB for the same parameters and at the same conditions is only 4 s.
13-3 SINGLE-ENDED FORWARD CONVERTER
Fig. 13-5 shows a single-ended forward converter, together with the equivalent 
circuits for the two states of operation, when the power switch is “on” and “off”. For 
each state, the following sets of equations can be written:
13-3-1 The Switch is “on”
v5 = - ^ v „  (13-17)
P
*u= -T- J v , d f  (13-18)
M
i r = iu + n = t* + % - h  (13-19)N p
13-3-2 The Switch is “off”
Vp = (13-20)
As far as the magnetising current is concerned, two cases can be distinguished in this 
state:
13-3-2-1 VM > 0
vK= y»+ yD 03-2 i)
V p = -% L(Vm+VD) (13-22)
vs = ^ - v p (13-23)
vR = (13-24a)
dt
which gives: - j v R dt + c = LMi'M (13-24b)
i'u = 7 —(_J VR dt + c)= Vr‘ +- C (13-24c )
M  M
where i ’M is the reflected magnetising current to the reset winding.
At t = 0, i'u  = and Eq. (13-24c) gives:
^ , = T "  03-25a)
M
C = ^M/M(max) (13-25b)
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Therefore, M M(max) (13-26)
13-3-2-2 i'M = 0
When the magnetising current reaches zero, all winding voltages become zero. This 
is reached at the time defined by:
13-3-3 Model Description and Discussion
Fig. 13-6 shows how the equations for both states may be implemented in MATLAB, 
where as in the previous model, a step function is used as the switch control signal to 
change between both states. Fig. 13-7 depicts 1m and vP waveforms obtained using 
this model together with the same waveforms obtained for one cycle with a PSPICE 
model.
PSPICE model results show that number o f cycles required to reach the steady-state 
operation for the simulated circuit is 10 cycles, which has been reached in only one 
cycle in MATLAB. The time taken to reach the steady-state in PSPICE is 150 s, while 
that needed in MATLAB is only 3 s.
13-4 FLYBACK CONVERTER
Fig. 13-8 shows a flyback converter, together with the equivalent circuits for the two 
states of operation, when the power switch is “on” and “off’. For the equivalent 
circuit, the following sets of equations apply:
(13-27)
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13-4-1 The Switch is “on”
M = h = - j - \ v P d t
V P  ~  V I N
is = 0
13-4-2 The Switch is “of!”
v —V + Vy S  O  D




*m = -------- 7 t + c
N P
At t — o, iM — /’a/(max) - 1m(max) jy > which yields:
r 0 + vD) ^
j t  i—j  _ ------------------- ±-f
l M  ~  jlt 1 A/(max) r 1
i y S  M
Two states can be distinguished:
13-4-2-1 i ’M> 0
vP = -v s f  = -(F0 + ^
13-4-2-2 i ’M = 0
Vp = vs =0 












Fig. 13-9 shows the MATLAB model for the flyback converter shown in Fig. 13-8a, 
where V0 is the output voltage and VD is the forward voltage drop across the 
rectifier. S3 is used to hold the maximum magnetising current which is used to 
calculate the time at which the magnetising current reaches zero; Si changes the 
primary voltage from the input voltage to that reflected from the secondary when the 
switch turns “off’; and S2 is used to force the voltage across the primary and 
secondary windings to have zero value when the magnetising current reaches zero. 
Fig. 13-10a shows the simulated primary voltage and magnetising current during both 
operating states which were obtained using the model. All other parameters, such as 
primary and secondary current and output voltage, can be examined in the same way. 
It can be seen from Fig. 13-10 that the MATLAB model gives typical waveforms and 
does not take into consideration the changes in voltage drop on the rectifying diode 
according to the current and the changes in the output voltage, which affect the 
magnetising current in this type of converters.
Fig. 13-1 Ob shows the primary voltage and magnetising current as obtained using a 
PSPICE model with the same parameters and operating under the same conditions. 
The results agree quite well. The time taken to simulate the circuit in PSPICE is 71 s, 
while that required to simulate the circuit in MATLAB is only 3 s.
13-5 CONCLUSION
As discussed in the previous sections, MATLAB can be used to simulate transformer- 
isolated dc/dc converters. It is very fast and does not suffer from the difficulties that 
exist in PSPICE such as non-convergence problems.
MATLAB can only give more idealized waveforms which largely exclude practical 
device effects. If accurate results are required, considerable time should be spent to 
set up the required equations.
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MATLAB dc/dc converter modeling requires a full understanding o f the operation of  
the converter including non-linear behavior o f the isolating transformer and all 
equations that describe the behavior o f the circuit.
The inclusion of the core hysteresis effect in the model is still difficult due to the 
difficulty in obtaining a single equation which describes the complete hysteresis loop.
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Fig. 13-1 a) Simple circuit, b) the equivalent circuit at switch turn-on and c) the 
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Fig. 13-4 The simulated primary voltage and magnetising current using a) MATLAB 
and b) PSPICE models
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Fig. 13-5 a) Single-ended forward converter and the equivalent circuit in two cases: 


















Fig. 13-6 MATLAB single-ended forward converter model
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Fig. 13-8 a) A flyback dc/dc converter and the equivalent circuit when b) the switch 











Fig. 13-10 Simulated primary voltage and magnetising current for flyback converter 





To model a three-phase transformer, a full understanding of the interaction between 
primary windings, on the one hand, and between primary and secondary windings, on 
the other, is required. To do this, it is necessary to determine the shape of the flux in 
each limb, since it defines secondary voltages and magnetising currents in each phase. 
A number of different core geometries may be used in the construction of three-phase 
transformers, such as three-, four- or five-limb types, and any modelling procedure 
should ideally be usable with any core geometry.
The shell-type arrangement is simply constructed from three single-phase 
transformers with their cores laid end-to-end as shown in Fig. 14-1. However, it is 
possible to save the yokes of the middle transformer such that other yokes can be 
used as common magnetic paths, as shown in Fig. 14-2, thus reducing number of 
yokes from six to four. This results in appreciable saving in material, which leads to a 
reduction in transformer cost and volume saving.
In Fig. 14-2, the middle yokes are common to two magnetic paths, but the limbs do 
not take part of the sharing. However, it is possible, by rearranging the cores as 
shown in Fig. 14-3, to save more material.
Let us assume that a three-phase voltage source is applied to the three primary 
windings having the same number of turns wound on a core such that shown in Fig.
14-3. The resulting flux in each limb will be defined by the voltage applied to the 
winding on that limb. The flux waveforms will be 120° out of phase, as shown in
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Fig. 14-4, and lag the voltage waveforms by 90°. The sum of the three flux 
waveforms is zero at any time, i.e.
+ <j>2 + 3^ = 0 (14-1)
This means that if the primary windings have the same number of turns, and the 
magnetic paths have the same reluctance, the sum of the three flux waveforms is 
always zero. Any core material carrying the sum of the flux waveforms, such as the 
centre limb shown in Fig. 14-3, can now be omitted without affecting the operation 
of the transformer, since zero flux is carried. Thus, each separate magnetic circuit 
uses the other two magnetic circuits, and the core will look like that shown in Fig.
14-5.
To make the construction of this core easier, the three remaining limbs are arranged 
in a straight line as shown in Fig. 14-6, and is called a core-type arrangement. This 
results in some lack of symmetry in the magnetic paths and, as a consequence, 
different magnetising currents, but in most cases this is not of a great importance [1].
14-2 THREE-PHASE TRANSFORMER OPERATION
In a three-limb three-phase transformer, as shown in Fig. 14-6, let us assume that a 
voltage is applied to the first primary only. If Vi is a sinewave voltage having the 
following form:
vx —V sin cot (14-2)
then the flux in the first limb, assuming that all primary windings have the same 
number of turns, N, is given by:
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I f  I f -<j)x =  vxdt = ---------1 V sin cotdt = -cos cot (14-3)
N J N J Nco
If no voltage is applied on the other two windings, then, assuming that all magnetic
paths have the same reluctance, half of (jh will flow in each limb and in the opposite
direction such that:
>2 = ^  = - ^ -  = - - ^ -c o s < jrt (14-4)
2 2Ncd
If, however, another sinewave voltage v2 with a phase shift of 9\ is applied to the 
centre winding, the flux in the centre leg is only determined by the second voltage v2, 
and is given by:
</>2 = ~  f vid t = ~ ~ T V sin(<z*-  6x)dt = t j - c o s {cot -  0t) (14-5)
N J N J Nco
At this stage, the flux in the left leg is defined by Vi, the flux in the centre leg is 
defined by v2, and the flux in the right leg may be found from Eq. 14-1:
V Vfa = —M  + fa) = - — cosax ~ — cos(<ut -  6t)
Nco Nco
A.v<fi3 = ------ [cos cot + cos(crf -  0X)] (14-6)
Nco
Since cos (A - B )  = cos A cos B + sin A sin B , Eq. (14-6) can be rewritten as:
Av<fi3 = ------ [cos cot + cos cot cos 0X + sin cot sin 0X ] (14-7)
Nco
In three phase systems, #1= 1 2 0°. Therefore, cos#! = -0.5 and sin#j = 0.866, which 
gives:
278
= ------- (0.5 cos cot + 0.866 sin cot)
Nco
(14-8)
This flux already exists without v3 being applied to the right winding. If now a 
voltage v3 with a phase shift of 9i = 240° is applied to the right winding, the flux in 
the right leg will be defined by v3 such that:
& = - 7 7  f vsdt = - 7 7 J V sin(ftrf -  92)dt -  t^ -c o s (cot -  02) (14-9)
N J N J Nco
which can be rewritten as:
V03 =  (cos cot cos 02 + sin cot sin 02) (14-10)
Nco
But cos 02 = cos 240°= -0.5, and sin 02 -  sin 240°= -0.866, hence:
V03 = ----- (-0.5 cos cot -  0.866 sin cot)
Nco
V (0.5 cos + 0.866 sin cot) (14-11)
Nco
Comparing Eq’s (14-8) and (14-11), which define the flux in the right leg before and 
after applying v3, it can be noticed that they are identical. This means that the flux in 
the right leg, before applying v3, is the same flux which should have been induced if v3 
was applied. In other words, a voltage v3 was induced across the third primary even 
before v3 was applied. This is why a three-phase voltages can be connected on a 
three-limb core and share the same magnetic paths.
PSPICE simulation has shown that if a flux already exists in a core due to a voltage 
applied to a winding, and another voltage is applied to another winding on the same 
core such that it produces the same flux which already exists in the core, the two
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windings will share the same current which was flowing before applying the second 
voltage, i.e. each primary conducts half of the previous current.
From the above discussion, it is concluded that each limb works as a separate single­
phase transformer with its own primary and secondary. But the feature of the three- 
phase transformer is that each of the individual single-phase transformers uses the 
other two limbs to complete its circuit, and there is no need for an extra limb. This of 
course is due to the 120° phase shift between the voltages, and hence the fluxes as 
have been seen. Thus appreciable transformer material and volume is saved, which 
means a reduction in cost and weight.
However, if the reluctances of the three magnetic paths are not equal, as in a core 
such that shown in Fig. 14-6, the sum of the three flux waveforms is not zero. In this 
case, the sum completes its magnetic path through the surrounding air and will not be 
linked to any other magnetic circuit. The next section briefly describes the effect of 
asymmetry in a three-limb three-phase core.
14-3 ASYMMETRY IN THREE-LIMB THREE-PHASE TRANSFORMERS
In three-phase three-limb transformers, each limb is concerned with one phase, and 
the magnetic circuit is completed through the other two phases in parallel. Since 
three-limb three-phase transformers, as that shown in Fig. 14-6, have an asymmetrical 
magnetic circuit, the magnetising currents in each phase are different. With this type 
of cores, the central phase has a magnetic circuit of lower reluctance than that of 
either of the outer phases. Therefore, its magnetising current is a few per cent less 
[2]-
Generally, limbs are longer than yokes, and have a smaller cross-sectional area. This 
means that limbs have higher reluctance than yokes. Therefore, the yoke reluctance 
is only a small fraction of the total, so that the unbalance in magnetising current is 
small. Also, in transformers of normal design, the magnetising current is of the order
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of 5% of the full-load current [2], and considerable variation in it may be made 
without affecting the performance of the transformer on load.
14-4 MATERIAL SAVING IN THREE-PHASE TRANSFORMERS
It is well known that a single three-phase transformer has a smaller size, and hence 
weight, than three single-phase transformers rated for the same VA capacity.
Flanagan [3] anticipated that a saving of (10-30)% of the total weight is possible, 
depending on the geometry of the core, but does not show how this saving can be 
calculated, and how it depends on the geometry. The following sections describe in 
details how saving can be calculated from the geometry of the core used for different 
core arrangements.
14-4-1 Material Saving in Three-Limb Core-Type Arrangements as Shown 
in Fig. 14-6
If a core such that shown in Fig. 14-7 is used for a single-phase transformer with a 
window area of and a core as shown in Fig. 14-8 is to be constructed to fit all 
three windings of the three single-phase transformers, then a saving in the surface of 
the three-phase core, and hence a saving in the size and weight, is gained as shown in 
the shaded parts in Fig. 14-7. Also, some modifications of one of the three sections 
in Fig. 14-7 is required to fit two adjacent windings, as shown by the addition of the 
shaded parts in Fig. 14-8. Therefore the net saving in material:
Sx = 3f^w - 2/j\v
Sl =w(3h2- 2 l1) (14-12)
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where h2w is the saving in each single-phase core, and 2lxw is the material needed to 
fit the two adjacent windings. It is assumed that w and cross-sectional area are 
constant along the whole magnetic length of the core. From Fig. 14-7, the total 
surface needed for the three single-phase transformers is:
S2 = 3(2 h2w + 2lxw) = 6™ ^  + /,) (14-13)
The normalised saving is:
Sx >*(3^-2/,) 3 /^ -2 /,
N S2 6 * ^ + 4 )  6 (^+ 7 ,)
(14-14)
which shows that saving in material depends on /;, the window width, and h2, the 
height of the core.
Examples of material saving in three-phase cores
1. A core as shown in Fig. 14-9, where h2 = 5 cm, h -  6 cm:
= 3x5  2 x 6  __
" 6(5 + 6)
2. Same as in Fig. 14-9 with h2 and l2 being interchanged to give h2 = 8 cm, U = 3
cm:
= 3 x 8 - 2 x 3 s  
" 6(8 + 3)
3. A core as shown in Fig. 14-7, where h2 = 5 cm, // = 12 cm:
= 3 x 5 - 2 x 2 ^ 262%
" 6(5 + 2)
4. A square core such as that shown in Fig. 14-10, with w = 0.12h2, a practical case:
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s  3/1, -  2(6, -  2w) 3h2 -  2{h1 -  0.4/*,) 1£ £<?/
"  ^ h . + i h . - l w ) ]  6 ^ + ^ - 0 . 4 ^ ) "
This saving is true for any square-windowed core, with w = 0. \ lh 2. If h2 is described 
relative to /;, i.e. k  = h2Hi where k  is constant, a general formula for the normalised 
material saving is obtained:
„ 3h ,-2L  3 k- 2  , . A ,SM = — ----   = ----------  , where k> 2 /3  (14-15)
" 6(hi + / , )  6(k +1)
Fig. 14-11 shows the normalised material saving as a function of k, from which it can 
be noticed that as k increases, i.e. li decreases or h2 increases, the saving increases. 
For k  = 2/3, i.e. h = 1.5h2t the saving is zero. Practical transformer cores must have 
a k value at or above 2/3. Therefore, to save weight and size, k must be higher than 
2/3, i.e. 11 should be less than 1.5h2. From Eq. (14-15) it is seen that the maximum 
theoretical saving is 50%, which occurs as k  -> oo. Of course, very large k values 
are not practical; therefore, a saving approaching 50% is not achievable. Normalised 
saving values of the previous four examples are marked on Fig. 14-11 by their 
example numbers. App. (14-1) lists a MATLAB program used to draw Fig. 14-11.
14-4-2 Material Saving in Three-Limb Core-Type Arrangements as Shown in 
Fig. 14-5
If a core, as shown in Fig. 14-5, is to be constructed from the same three single-phase 
cores shown in Fig. 14-7, material saving is calculated by first assuming a square 
cross-sectional area, w2, for each limb. The saved parts are identified and shown by 
the shaded areas in Fig. 14-7:
S8 = 3 V  (14-16)
If the same window width (// in Fig. 14-7) is used, the windings cross each other. To 
accommodate for this, // should be increased such that the three windings just touch
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each other as shown in Fig. 14-12. It is assumed in Fig. 14-12 that the windings form 
cylinders with the central axis of each one lying on the central axis of the 
corresponding limb. It can be seen from Fig. 14-12 that a distance a is required to 
accommodate for the three windings, where a may be found as follows:
Z>cos30 = r => b = —-—  = —f= (14-17)
cos30 S
c = y tan 3 0  = 0.289w' (14-18)
a = b - r - c  = ^ = - r - 0.289w' = 0.155r -  0289w 
&
a = 0.155(7, + w / 2) -  0.289w = 0.155/, -  0.212w (14-19)
where r is the radius of the winding, and b is the distance from the axis of each limb 
to the axis of the three-phase core. For each phase, the required area is aw. The 
total required area including the centre part, and for the two sides of the core:
SR =2[3(0.155/1 -0.212w)w + w2 sin 60/2]
SR = 0.93/jW -  1.272w2 + 0.866w2 = -  0.406w) (14-20)
The net surface saving:
S i = S s - S R = 3 V  "  ^ (0-934 -  0.406w) (14-21)
The normalised material saving:
s  _ S X _ 3h2w-w(0.93ll -0A06w)
N s2 ewih.+i,)
If /?2 and w are described relative to //, i.e.
k  = ^ , c  = j  (14-23)
/] /,
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then Eq. (14-22) may be written as:
( 1 4 ' 2 4 )6 {k +1)
Fig. 14-13 shows how SN varies with k for different values of c. Superimposed on 
Fig. 14-13 is the curve of Fig. 14-11, where it is clearly seen that saving of the core 
such that shown in Fig. 14-5 is always higher than that shown in Fig. 14-6 
irrespective of c values. App. (14-2) lists a MATLAB program used to draw Fig. 14- 
13.
14-5 A PSPICE THREE-PHASE TRANSFORMER MODEL
A method of modelling a three-limb three-phase transformer in PSPICE is shown in 
Fig. 14-15. The corresponding netlist is given in App. (14-3). The model is based on 
the analysis introduced in Sec. (14-2). It is assumed that the three magnetic circuits 
of the core have the same reluctance, i.e. the core is as shown in Fig. 14-5.
14-5-1 Model Description
The model employs three separate cores as sub-circuits. Each sub-circuit represents 
one limb of the three-limb core, and are named limbl, limb2 and limb3 in Fig. 14-15. 
Each limb has its own primary and secondary windings, and another winding which is 
included to represent additional mutual inductance effects between transformer 
phases. Thus, L n , L 12 and L 13 represent primary windings of the three limbs; L 2 i, L 22  
and L 23  represent secondary windings; L 3}, L 32 and L 33  represent the mutual 
inductance effects.
The switch S2 and the voltage source V2 work as follows:
As presented in Sec. (12-2-2), PSPICE always assumes that a virgin core is started 
with, i.e. the flux always starts from zero irrespective of the initial value of the
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voltage that induces this flux. The lack of an ability to set initial values of core flux, 
introduces an initial flux transient which may take a long time to decay to zero. 
Therefore, a procedure has been developed to quickly establish steady-state flux 
conditions, which will now be briefly described:
The first phase voltage applied between points 1 and 2 in Fig. 14-15 is delayed such 
that it starts at a peak value; the second phase voltage applied between points 3 and 4 
is not applied to the second primary, Lj2, until a peak (positive or negative) is 
reached. This is done using a switch, S2, which is turned “on” at a voltage peak. The 
switch then stays “on” for the rest of the simulation . The switch may be controlled 
by a pulsed voltage source model “Vpulse” or a piece-wise-linear voltage source 
“Vpwl”, available in PSPICE. In Fig. 14-15, a piece-wise-linear voltage source, V2, is 
used to control the switch.
The times between brackets under the voltage source, show the time at which the 
voltage source switches from zero to 0.1 V to turn the switch “on”. This time is 
calculated based on the operating frequency. Hence, this time should be changed if 
another frequency is assumed. Because the switch should be turned “on” quickly 
(ideally in zero time), non-convergence problems occurred. To solve this, the switch 
was allowed to turn “on” during the \xs time-range given in brackets. This time range 
was calculated such that a voltage peak lies in the middle of this range. If the time 
range is too large, there will be a flux shift from zero which could be positive or 
negative. On the other hand, if the time range is too small, a non-convergence 
problem is invariably occurs. A compromise must be made to obtain workable time 
range. Also to help solve non-convergence problems, a new switch model was 
created which is turned “on” at 0.1 V instead of 1 V assumed in PSPICE switch 
model. This reduction in voltage threshold, reduces the dV/dt of the command 
voltage applied on the switch terminals, and thus helps eliminate non-convergence 
problems.
The switch S4 and the voltage source V5 work exactly as described for S2 and V2, but 
apply for the third winding between points 5 and 6. Fig. 14-16 shows phase voltages 
and flux waveforms for the three limbs. The times at which all switches are turned 
“on” are also shown.
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The voltage source, EIy works as follows: The flux in the first limb is defined by the 
first phase voltage. As described earlier in Sec. (12-2-2), even if the phase voltage, 
V), is not applied to the first primary, the flux in the first leg exists due to the other 
two phase voltages. To include this effect, a voltage source, Ely which equals the 
sum of the other two voltages, is added. This voltage is applied in such a direction 
that it produces an opposite flux in the first limb as suggested by Eq. (14-1), where:
A = - ( * 2 + A ) 04-25)
The same argument applies for the voltage sources E3 and E5. Switches Si, S3 and S5 
are used to introduce the above-mentioned effects after the flux in the three limbs are 
established. All these switches are controlled by the same command generated by the 
voltage source V4 . During simulation, it has been noticed that it is better to start the 
effect of Ei, E3 and E5 when the flux in one limb is zero. Therefore, the time range 
between brackets under V4 is calculated such that the flux in the first limb is zero (see 
Fig. 14-16).
The current source Gi works as follows: Because two coils Lu and L31 that work as 
primary windings with their associated voltage sources (the phase voltage Vi and the 
voltage Ei) exist, any current drawn from the secondary L2i will be drawn from Lu 
and L31 equally. However, in practice, the current drawn from the first secondary is 
drawn only from the first primary. Therefore, to compensate for the current drawn 
from Ei, another current source, G/, should be added ; This current equals the 
current flows in Ei, which is sensed by VSi. The same argument is applied for G2, G3 , 
Vs3 and Vs6-
14-5-2 Model Testing
To test the validity of the model, a connection between the three-phase source and 
transformer neutral points, as shown in Fig. 14-14, will initially be used to represent a 
four wire, star/star connection. The waveforms obtained from simulation were 
compared with practical waveforms given in [4]. A supply frequency of 100 kHz,
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voltage amplitude of 100 V, and a core-type ETD59 N67 will be assumed in this 
simulation.
The neutral current, which is the sum of the three phase currents, iAn+iBn+icn„ where 
n denotes harmonic number, is zero for positive [l,4,7,...,(3m+l)] and negative 
[2,5,8,...,(3m-l)] sequence components, and three times iAn for zero 
[3,6,9,...,(3m+3)] sequence components.
Fig. 14-17a and b show the spectrum of the neutral and phase currents for the circuit 
shown in Fig. 14-14, while Fig. 14-17c shows the neutral and phase currents with 
time. From the figure, it is seen that the neutral current contains no positive and 
negative components, and has mainly the third harmonic (300 kHz) with an amplitude 
of 33 mA, which is three times the phase current (~  11 mA at 300 kHz). Also seen is 
the ninth harmonic (900 kHz) with an amplitude of 500 p.A which is three times the 
phase current (~  167 pA at 900 kHz).
The phase current should be identical to the one in single-phase transformers. This 
current contains a large third harmonic, and small values of other odd harmonics. 
The third harmonic is 11 mA compared with the fundamental, 93 mA, which is 12%. 
While Reference [4] says that this ratio should be (30-50)%, Reference [5] says that, 
when the flux is sinusoidal, this ratio should be (13-40)% of the fundamental, 
depending on the flux density, B; it increases as B increases.
Fig. 14-18 is the same as Fig. 14-17, but the input voltage is increased from 100 V to 
200 V and the flux density is doubled. From this figure, the ratio of the third 
harmonic of the phase current, (25.8 mA), to the fundamental, (157.2 mA), is 16.4% 
compared to 12% when the voltage was 100 V. Other harmonics are also increased, 
and the ninth harmonic (5.8 mA) is now 7.5% of the third harmonic (77.5 mA). This 
ratio was (0.5/32.8)=1.5% when the voltage was 100 V. The third harmonic of the 
neutral current is three times the phase current. It is clear that the phase currents 
only contain odd harmonics, and the neutral current contains only triplen harmonics 
as should be the case in a four-wire system.
The difference between two phase harmonic currents, e.g. lAn-hn should be equal to 
0, a/3 iAn e j30, a/3 iAn e j 3° for zero, positive and negative sequence components, 
respectively. Fig. 14-19 shows this difference together with iAn. From the figure it 
can be seen that the amplitude of the zero sequence components of iAn-iBn obtained by
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simulation is zero. On the other hand, Table (14-1) which was obtained from 
simulation, shows that for negative and positive sequence components (1, 5, 7), the 






Table (14-1) Transformer magnetising-current frequency-component values extracted 
from three-phase PSPICE transformer model
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Fig. 14-1 Shell-type arrangement showing complete three single-phase transformers
Fig. 14-2 Three-phase shell-type arrangement showing two yokes being removed









-100, 0.1 0.2 0.3 0.4 0.5 CTime (second) 0.7 08 x 10'
Fig. 14-4 Flux waveforms in a three-phase system
Fig. 14-5 Three-limb core-type arrangement showing central limb removed
Fig. 14-6 A practical three-limb three-phase core-type arrangement
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hFig. 14-7 Three single-phase transformer cores showing sections removed as a first 
step in constructing a three-phase transformer core
Fig. 14-8 Three-phase transformer core developed from three single-phase cores, 





















Fig. 14-11 Normalised material saving for practical three-limb core-type 
arrangements as a function of k  [see App. (14-1) for MATLAB file]
















Fig. 14-13 Normalised material saving for the core of Fig. 14-5, as a function of k 
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Power loss in semiconductors is dissipated as heat which transfers away to the 
surrounding air to keep the junction temperature below a certain safe value.
The fact that the reliability of semiconductors reduces as temperature rises, calls for 
accurate modelling of junction and case temperature, which, together with electrical 
simulation, determines the design of the whole system.
The equation that relates power dissipation, P, to temperature rise, T9 and thermal 
resistance, Re, is given by :
T - T
P = \ ±  (15-1)
Re
where P  is the power dissipation, T2 and 7J are the temperature on both sides of the 
thermal system, and R# is the thermal resistance, as shown in Fig. 15-1. Eq. (15-1) 
resembles Ohm’s law:
V - V/  = 2 1 
R
where V2 and Vj are the voltage difference across the resistance, R. Therefore, a 
thermal system can be represented by an electrical circuit analogue, as shown in Fig. 
15-2. The dissipated power is analogous to current, the thermal resistance is
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analogous to resistance, and the temperature is analogous to voltage difference in an 
electrical system.
If the power dissipated in a thermal system is pulsed, as is frequently the case in 
most power electronics applications, then the temperature only increases during the 
pulse and decreases between pulses. The masses and material specific heat capacities 
of the pieces of material making up power semiconductor devices, determine the level 
of temperature ripple obtained during pulsed operation. This effect may be 
represented in the circuit analogue by a capacitance across the thermal resistance as 
shown in Fig. 15-3, and is called thermal capacitance, Ce . A thermal system with a 
higher thermal capacitance can absorb more heat for the same temperature rise than a 
system with a lower thermal capacity, just as a higher electrical capacitance accepts 
more charge for the same voltage rise than a lower capacitance. Thermal capacitance 
is given by:
Ce = M c [  J/K]
where M is the mass [g], and c is the specific heat [J/gK]. The thermal resistance 
and capacitance together constitute thermal impedance, Ze .
Therefore, for Fig. 15-3 we can write:
P  = P c + P r
dT  
dt ’Pc ~  C q P r =
(15-2)
(15-3)
where T  is measured relative to some reference temperature, say 7'am bient- From Eq’s 
(15-2), (15-3) we can write:
„ dT T , N
p = c ° ^ +i ;  ( 1 5 ' 4 )
Solving for 7" in Eq. (15-4) gives :
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T = pR9( l - e - “")  (15-5)
where r e -  RgC0 .
For two thermal components in series, the temperature rise is given by:
T= pR eQ . - ^ Le-"’“ (15-6) 
Re Re
where R# = + Rg2, r gi = RgXCex and xe% = Rg2CB1 ■ Thermal impedance
calculations for two and three thermal components in series are available, and the 
same, of course, is applied on systems having more than three components. So, with 
a thermal system having n components, the following formula can be used to describe 
the normalised thermal impedance
z ( t )= =  1 -  - — <f"'» ----------------------------- (15-7)
WIV 7  n  n  D  D  v  '£\g Kg Kg Kg
where Re = Rgv + Rg2+...+Rgni and = /^C a .
The physical interpretation of Eq. (15-7) is that at the beginning of the power 
dissipation, i.e. at t = 0 , there is no temperature difference between the two sides of 
the thermal system, since the thermal capacitance tries to absorb this heat. As the 
time passes, the capacitance has absorbed some heat and the temperature begins to 
increase. After long time, say five times the maximum thermal time-constant, the 
temperature rise will be p - Rg ,  and any power dissipated from the source will be
dissipated by the thermal system to the surrounding air. The temperature then settles, 
and there will be little effect due to the capacitance, which only delays the 
temperature rise for some time depending on its value.
To model the temperature rise in an electrical system, it is essential to model its 
thermal properties, i.e. the thermal impedance of the system. The next section 
describes in details how the thermal impedance curve of semiconductors can be 
modelled, and how thermal capacitances and resistances can be calculated from the 
curve given in the data sheet.
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15-2 THERMAL IMPEDANCE MODELLING OF SEMICONDUCTORS
Power semiconductor devices comprise several pieces of different materials with 
different thermal properties. The characteristics of these are not given in data sheets, 
but device manufacturers instead give thermal impedance curves to allow some 
quantification of their combined effect. Each thermal impedance curve can be 
simulated by an RgCe network as shown in Fig. 15-4 [1-3]. The number of branches
or complexity of the RgCQ network depends on the nature of the given thermal
impedance curve; the more stages required for a piece-wise approximation to the 
thermal impedance graph or logarithmic axis, the more network branches, or RgC0
time-constants, are required to acceptably model the curve in a similar way to 
representing a complex response using a bode plot.
For instance, Fig. 15-5 shows the thermal curve for IRFP450 MOSFET [4]. Fig. 15-6 
shows how this curve can be modelled using Eq. (15-7) with four network branches. 
Another curve as shown in Fig. 15-7 can be obtained using five network branches, 
where we notice a better fit at small pulse width values (below 10‘3 s). Parameters 
from Fig. 15-7 were used as initial values for curve fitting in EASYPLOT curve-fitting 
software, where a third curve was obtained as shown in Fig. 15-8, which is described 
by the following equation:
z ^ t )  = 1 -  ae~t,b -  ce~tld -  fe~tlg -  h e t,k -  le~tlm (15-8)
where
a =0083, b = 8.6149-1CT6, c=.0477, d  = 2 7 M 0 ^ ,/  =4446, g=  56 10 3, h =.0783, 
k  = 3.1* 10-3, 7 = 4215, aw =.336.
The original curve was plotted using 21 data points from Fig. 15-5 at multiples of
10-5, 2 10“5, 3-10-5 , and 6-10-5 . The model was simulated in PSPICE at
different duty cycles and showed a good agreement with the curve given in the data 
sheet [4].
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A thermal model for MUR8100E fast recovery diode, was also produced and is shown 
in App. (15-1). A general procedure for finding an equivalent circuit model for any 
thermal impedance graph is also given in App. (15-2).
15-3 POWER DISSIPATION MODELLING 
15-3-1 Introduction
When designing power electronics circuits, such as switching dc/dc converters, 
temperature estimation of power components, such as power switches and diodes, is 
an important part of the design since operating power semiconductors at excessive 
junction temperatures results in rapid device failure, and operating them at too low a 
temperature will result in excessive product cost. Therefore, it is necessary to be able 
to predict the case, and even the junction temperature before building the circuit, and 
buying circuit components. This facilitates sizing heat sinks and/or modifying circuit 
design if the temperature of some components is found to lie outside the safety 
margins.
15-3-2 Power Dissipation Calculations
If power semiconductors are operated in the switched-mode, as it is the case in most 
power electronic applications, total power loss comprises two components:
1. Conduction losses: If diodes and bipolar transistors are used, conduction losses 
can be calculated as P c o n d = V c J a v  + I2rmsr, where Va is the current-independent 
device voltage drop, I a v  is the average value of the conducted current waveform, 
and I2rmsT represents Ohmic voltage drop loss. If MOSFET’s are used , conduction 
loss is calculated using P=RoNl2rms-> where R o n  is the “on” resistance of the 
MOSFET which is a variable parameter with current, and Irms is the rms value of the 
conducted current waveform.
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2. Switching losses: This component becomes a very significant term at high 
frequencies, since it is proportional to the operating frequency, Psw = fsw(WON + 
W off)- Switching energies W on and W off are dependent on the speed at which the 
devices are switched “on” and “off’. The shorter the voltage and current 
transition time and voltage and current waveform crossover, the lower the 
switching energy at switching instants.
15-3-3 Power Loss Estimation Requirements
To accurately predict power loss and temperature rise, accurate simulation of device 
conduction and switching operation is required. An investigation into how well 
PSPICE may be used to do this is now conducted. A MOSFET of type IRFP450 will be 
used throughout the investigation. MOSFET capacitances C gd and Cos, have a big 
influence on switching behaviour, and it is especially important that they should be 
properly modelled. The first section is devoted to capacitance simulation in 
MOSFET’s.
15-3-3-1 Non-linear MOSFET capacitance modelling using curve fitting
The PSPICE MOSFET model does not accurately represent C gd and C^s capacitances,
which have a strong influence on switching performance.
C gd is highly non-linear and varies with Vos- It has a considerable effect on switching 
characteristics of the power MOSFET due to Miller Effect. C gd which is equivalent to 
Cnsi (i.e. Cgz>= C „,), increases sharply when the drain-source voltage decreases below 
5 V. Therefore, in order to correctly simulate the power MOSFET, it is just as 
important that C gd should be properly modelled. C gd for the IRFP450 is as given in 
Fig. 15-9, and is tabulated in App. (15-3) [4].
Malouyans developed a mathematical model for such capacitances for IRF530 and 
IRF730 [5]. Using the same approach Eq. (15-9) was obtained as a good 
approximation to Fig. 15-9.
Cqd = (3500 + 413(FC£ )29! + 1.2£-16(FG£)3013)/47.4 (15-9)
where VGE = 5+.9Vdq - V qq . Eq. (15-10) shows another exponential equation that 
accurately describes Cgd as a direct function of VDs-
CGD = 1629.96<r^/3 22274 + 1 5 2 1 .8 6 ^ '939372 + 848.04<T^/18 3257 (15-10)
Fig. 15-10 shows three graphs; the first comprising discrete Cgd as is taken from Fig. 
15-9 [see also App. (15-3)]; the second is generated using Eq. (15-9); and the third is 
generated using Eq. (15-10). It is clear that Eq. (15-10) describes Cgd more 
accurately than Eq. (15-9). Experimentally, Cgd for a sample of IRFP450 was 
measured using a Precision Waynekerr Component Analyser 6425, and is shown in 
Fig. 15-11. Data for these measurements are given in App. (15-4).
15-3-3-2 Non-linear MOSFET capacitance modelling using look-up tables 
Another way of modelling the variable capacitances, Cgd and Cds, is as a sub-circuit 
as shown in Fig. 15-12. The netlist for implementing Fig. 15-12 in PSPICE is given in 




where Cgd is also a function of Vgd- The voltage-controlled voltage-source E2, is the 
Cgd value as given in the data sheet. The output of the current-controlled voltage 
source HI is a voltage equal to the current in C l. This current equals to C l  
multiplied by the derivative of the output voltage of E l, which is the derivative of
Vgd, i.e. = MO-9 • ^ GD . The E2 table takes care of the factor 10'9 above, such that, 
dt
the output of G1 is exactly the current which will flow in Cgd if it is connected 
between the two nodes 10 and 100. This current of course depends on the voltage 
between these two nodes.
The same procedure was used to model Cds■ E2 tables for Cgd and Cds are shown in 
App’s (15-6) and (15-7), and are plotted in Fig’s (15-13) and (15-14). Symbols for
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C gd and C ds as shown in Fig. 15-14 were created and used in modelling the IRFP450, 
as we will see later.
Variations in C gs, on the other hand, have no considerable effect on switching 
characteristics of the device. Thus, it is considered a constant parameter as a first 
order approximation, and the value given in PSPICE was not changed.
15-3-4 Effect of Snubber Capacitor
The snubber capacitor and resistor values have a great effect on the shape of the 
voltage and current waveforms, and thus on the switching power loss. Therefore, to 
accurately model the circuit, these values should be identical to the ones used in the 
circuit, including their variations with frequency and voltage, if there is any. During 
the simulation it was observed that waveforms from the simulation still differ from 
the practical ones, particularly at transition times.
Further examination to the phenomena, called for the snubber capacitor to be 
measured at different frequencies and bias voltages. Therefore, the 10 nF ceramic 
capacitor, used in the circuit, was measured by a precision component analyser. App. 
(15-8) shows the results, which are plotted in Fig. 15-16, from which we see that the 
value is 9.4 nF at 20 Hz and zero bias, decreasing to 7.7 nF at 300 kHz and 20 V 
bias.
To compare this capacitor with different types, a polypropylene capacitor was 
measured at the same conditions. This type have shown a better stability with 
frequency and bias voltage with less than 5% change, compared to 18% for the 
ceramic one.
15-3-5 Thermal Modelling to Predict Junction Temperature
Fig. 15-17 shows the complete “buck” converter, together with power dissipation 
and thermal models. The model gives junction and case temperatures of the power 
switch IRFP450, and the power freewheeling diode MUR8100.
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Model description
The basic “buck” converter consists of a MOSFET, M l, a driver, V2, a filter, L8, Cl 
and R3 (the ESR of Cl), and a load R6 draws a load current of 4 A. The input 
voltage, VI = 200 V. i?/ models the Rdsot, of M l , C2 and CJ are voltage-dependant 
capacitors as described in Sec. (15-3-3) above. LI, L2 and L3 are parasitic 
inductances inside M l. These parasitic elements have shown a great effect on 
switching waveforms, and they should be accurately modelled. R5, C5 and R6, C6 
are snubbers across M l  and D l, with L5 and L6 being the stray inductances of their 
leads. FI and F2 are used to measure the current through M l and D l, while E5 and 
E4 give outputs equal to the product of the voltage across M l and D l  with the 
current through them, i.e. the power dissipation. Since the power dissipation is 
V -1 , any negative sign of one value will give negative power. In fact, this power is 
not given to the device but dissipated in it, irrespective of whether it is positive or 
negative. Therefore, absolute value of the power should be taken to represent the 
real power dissipation in the device. G1 and G2 take care of this function. C9-C14 
and R10-R15 represent the thermal impedance model of the transistor, while C16- 
C22 and R16-R22 represent the thermal impedance model of Dl. These values were 
obtained as described in Sec. (15-2). V4 and V5 represent the ambient temperature, 
while V6 and V7 represent the temperature across the heat sink and the insulated 
washer, taking into account the added thermal grease and a smooth and clean 
interface.
To calculate the average power dissipation, Eq. (15-11) is used:
Pav = -[P id t  (15-11)
where t is the simulation time, and Pi is the instantaneous power dissipation. Eq. 
(15-11) can be solved using F3, C l5, R23, E2 and R26 for average power dissipation 
in M l, and F4, C23, R24, E3 and R27 for average power dissipation in Dl. To find 
the steady state temperature, the average power value should be multiplied by the 
thermal resistance, which is 3.1° CAV for IRFP450 and 2.5° CAV for MUR8100. This 
value can be seen across R26 for M l, and across R27 for D l. At input voltage and
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load current values of VI = 200 V and II — 4 A, 7.4 W was dissipated in the switch, 
and 3 W was dissipated in the diode.
15-3-6 Core Loss Modelling
Core losses consists mainly of hysteresis losses and Eddy-current losses.
15-3-6-1 Hysteresis loss
Hysteresis losses are proportional to the area of the B - H  loop or the hysteresis 
loop, and may be given by: = area of B - H  loop-Ae • le . This can be rewritten
as:
To solve Eq. (15-12), calculation of B  and H  is required. This was implemented in 
PSPICE using ten circuit components as shown in Fig. 15-18. The components used 
to calculate hysteresis power loss are V3, H3, GJ, C2, R19, G6, L2, G2, C3 and 
R20.
If Eq. (15-12) is converted to time domain, instead of B  domain, the model can be 
simplified. To do so, we have the following basic equations:




. dB dB vN  • A„ => —  = ------
e dt dt N-A,
(15-14)
Eq. (15-12) can be rewritten, for continuous flux, as:
(15-15)
Substituting Eq’s (15-13) and (15-14) in (15-15) results in:
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p > = vr \ ‘- ^ ~ r d t  = \ i u -vdt 
J le N - A e J
(15-16)
which is logically true. The reason for this is that when simulating the transformer by 
its equivalent circuit, hysteresis is represented by the magnetising inductance, LM, 
which conducts the current iM that is responsible of maintaining the flux in the core. 
Therefore, the power loss in this inductance is just what we have obtained in Eq. (15- 
16). Eq. (15-16) means that there is no need to calculate B  and H  in order to find 
the hysteresis loss. Fig. 15-18 shows how this equation can be implemented in 
PSPICE, where we see that only five components are needed now, compared to ten in 
the previous model. These components are V3, V4, G7, C4 and R33. Simulation has 
shown that both models give exactly the same results.
15-3-6-2 Eddv-current loss 
Eddy-current loss is generally given by:
p. = y2 [w/m3i (l5- l7>3p  dt 3p  NAe 3pN Ae
If we have a core size EC41/19/12, type FX3730 made of 3C8 material grade, the
following parameters may be specified:
le =.0893 m, Ae = \2le~6 m2, p - 1, and d  » 5.85e-3 m.
If N  -  51, as used in simulation, then we have the following expression for Eddy- 
current loss:
P  =3.2368 v2 (15-18)
where v is the voltage applied across the primary.
15-3-6-3 The average value of core losses
The value obtained from Eq. (15-16) is the hysteresis energy absorbed by the core, 
which increases time. This energy is measured in Joule. To find the power, this
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value should be divided by simulation time, which is available as a variable in PSPICE. 
The same applies on Eddy-current loss where the value given in Eq. (15-18) is the 
instantaneous power. In order to get the average power, this value should first be 
integrated over time, and then divided by time. Fig. 15-19 shows the complete circuit 
used to model hysteresis and Eddy-current losses. Fig. 15-20 shows hysteresis 
energy during two cycles, while Fig. 15-21 shows hysteresis and Eddy-current power 
loss for the circuit of Fig. 15-19.
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Fig. 15-11 Crss variations with VDS as measured by a 
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CONCLUSION AND FURTHER WORK
16-1 CONCLUSION
This work generally divides into two main parts; the first is the weakness of dc/dc 
and dc/ac converters and how they can be solved or their effects be reduced; the 
second is modeling and simulation of several switch-mode power converters, 
including transformer and thermal modeling.
The first part reviewed the principles of operation of the main and commonly-used 
transformer-isolated dc/dc and dc/ac converter topologies, and covered push-pull, 
flyback, half-bridge, full-bridge and forward converters including single-ended, 
double-ended and interleaved forward converters. Attempts have been made to 
improve the performance of these topologies. Therefore, the main drawbacks have 
been highlighted and solutions to some of these drawbacks have been suggested. The 
solutions are supported by graphs and tables and simulated by PSPICE before the 
practical circuit has been built. Afterwards, the practical circuit is designed and 
practically tested, and results from the circuit are analyzed and compared to the 
theory. A new topology has been introduced and its merits and limitations have been 
discussed.
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The main points presented in the first part are:
1 . Studying the effect of the reset winding turns in single-ended forward
converters on the peak primary current and the maximum reverse voltage 
which the power semiconductor switch must withstand. Three graphs have 
been plotted and showed that the optimum reset winding turns for minimum 
switched VA is equal to the number of primary winding turns (Fig’s 3-3 to 3-
5).
2. The effect of the primary and secondary stray and leakage inductance in 
single-ended forward converter has been illustrated and equations for the 
voltage spikes induced due to this inductance have been derived. The study 
has shown that the primary stray inductance has a double effect on the voltage 
spike magnitude compared to primary leakage inductance, while the reset and 
secondary windings leakage inductance has no effect on the induced voltage 
spike.
3. A method employing the IR2110 MOSFET driver to eliminate the driving
transformer from double-ended forward converters has been introduced and
compared to what has been reported elsewhere. The circuit used to realize 
this has been thoroughly discussed and simulated in PSPICE and then 
practically tested. The effect of the dc input voltage and the load current on 
the limitations of this method is investigated.
4. Flux imbalance in push-pull dc/dc and dc/ac converters has been thoroughly 
examined. Flux imbalance description, reasons for flux imbalance and 
methods to reduce its effect have also been presented. A new method 
employing magnetising current-mode control has been introduced first 
through simulation and then practically tested and compared with the 
conventional primary current-mode control. The results show that no flux 
imbalance can occur at all load conditions when the magnetising current is 
used to control the power switches, while it may occur when primary current- 
mode control is used at no- or light- loads. Flux imbalance in other dc/dc 
converters has also been presented.
5. A new topology employing a three-phase transformer in dc/dc converters has 
been introduced and applied to a push-pull dc/dc converter. The control
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circuit for this converter has been designed and the converter has been 
practically tested. It has been shown theoretically and through PSPICE 
simulation that the voltage stress on the “off’ power switches is 1.5 times the 
input dc voltage compared to twice the voltage in conventional dc/dc push- 
pull converters. Practically, it has been found that this value depends on the 
circuit layout and the resistor and capacitor snubber values connected across 
the rectifying diodes. The poor utilization of the power switches and 
transformer windings makes this technique not suitable except at high dc 
voltages when the conventional circuits are not used.
6 . Low-frequency dc/ac inverters have been examined in detail; that is power 
device current and voltage ratings have been derived and the conduction and 
switching power losses for all topologies have been estimated. It has been 
found that low-frequency full-bridge dc/ac inverters offer the maximum 
efficiency.
7. A full-bridge dc/ac inverter has been studied and designed, and the 
destruction of the power semiconductor switches have been systematically 
investigated. A new idea to prevent multiple switching of the power switches 
due to noise has been introduced. The effect of transformer interwinding 
capacitance is also investigated, and a method to reduce this effect is first 
simulated and then applied into the inverter. It has been shown that placing 
the output filter at the primary side considerably reduces the noise at the 
output caused by the interwinding capacitance. The effect of the snubber 
resistor values on the energy loss in the snubber resistors have been 
thoroughly investigated through deriving the required equations and 
confirmed by PSPICE simulation. It has been shown that when the snubber 
resistor equals or larger than twice the equivalent primary load resistance, all 
the energy stored in the snubber capacitor is dissipated in the snubber resistor.
8 . The effect of parasitic elements, such as stray and leakage inductance, 
magnetising inductance and equivalent series resistance, ESR, of capacitors, 
on the function of switch-mode power converters is discussed. Ways of 
reducing these elements are presented and a new circuit to measure the ESR 
is designed and is being used for ESR measurements.
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In addition to examining dc/dc and dc/ac converters practically, comprehensive 
simulation is used throughout this work. Therefore, the main points which are 
covered in the second part are as follows:
1. PSPICE problems have been highlighted and MATLAB circuit simulator is 
suggested as an alternative to PSPICE in some situations where PSPICE fails. 
The advantages of MATLAB compared to PSPICE in such cases is also 
presented.
2. Attempts have been made to exploit the MATLAB numerical simulator to 
demonstrate the ability of such simulators to model and simulate electrical 
circuits including transformers. A starting point was the MATLAB hysteresis 
modeling first through using look-up tables and then curve-fitting techniques. 
The limitations of the model is also discussed.
3. Comprehensive work has been spent on PSPICE single- and three-phase 
transformer modeling to help simulating transformer-isolated switch-mode 
power supplies. The effect of remanent flux in transformers and how the 
steady-state flux can be quickly established when simulating single- and 
three-phase transformers in PSPICE have been illustrated.
4. Several transformer-isolated dc/dc converter topologies including a pure 
resistive-load circuit, single-ended forward converter and flyback converter, 
were simulated in MATLAB using the developed single-phase transformer 
model.
5. The principle of operation of the three-phase transformers has been discussed, 
equations to calculate material saving when these transformers are used were 
derived and examples for different core geometries were given.
6 . An important issue in switching power supplies which is the thermal modeling 
has been discussed. In order to model the junction and case temperature of 
power semiconductors, accurate voltage and current waveforms have been 
obtained by simulation. Therefore, MOSFET non-linear capacitances are 
properly modeled, together with thermal impedance curves of these 
semiconductors as given in the data sheets. Core loss modeling, including 
hysteresis and Eddy-current losses are also modeled.
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Finally, other useful topics have been added in the appendices which cover the 
calculation of effective and actual volume of cores, calculation of the time constant 
for estimating the time required by an inductor or a transformer to reach the steady- 
state flux conditions, deriving the equations relating the secondary voltage to the load 
current for different load configurations and how it can be implemented in MATLAB, 
a general procedure for finding an equivalent circuit model for any thermal impedance 
graph and, finally, MATLAB programs for some of the graphs shown in this report.
16-2 FURTHER WORK
Several high-frequency dc/ac inverters should be designed at specific power and 
switching frequency, and power losses may then be practically measured and 
compared to each other to verify the calculated values and conclusions presented in 
this report.
Further work is required to establish an easy method of estimating transformer- 
volume as a function of power and switching frequency, and transformer weight and 
volume saving when using high-frequency techniques, to assist designers establish the 
optimum inverter operating frequency.
Other drawbacks in other dc/dc converters have to be examined and solutions have to 
be found in order to improve their performance and extend their application area.
As mentioned in MATLAB hysteresis modeling, there is oscillation in the closed loop 
of the transformer model due to a step in B values at the far ends of the hysteresis 
loop which causes n  to have very high values.
Another limitation of the model stems from the fact that the procedure used to 
extract the minor loops from the major loop does not inherently seem to work well at 
very small minor loops, and/or for converters that use only one half of the hysteresis 
loop such as forward and flyback converters.
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Therefore, some work is still required in MATLAB hysteresis and transformer models 
to enable it to work at any core flux condition.
Three-phase transformers also need be modeled in MATLAB and the PSPICE three- 
phase transformer model should also be improved if it is required to simulate three- 
phase circuits.
A library containing MATLAB component models has to be increased to facilitate 
simulating electrical circuits in MATLAB.
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APPENDIX 3-1 DATA SHEET FOR THE M OSFET DRIVER
Data Sheet No. PD-G.C r.
:h f i e r
H I G H  V O L T A G E  
M G S  G A T E  D R I V E R
General Description
The IR2110 is a high voltage, high speed  MOS- 
gated power device driver with independent high side 
and low side referenced output channels. Proprietary 
HVIC and latch immune CMOS technologies ena­
ble ruggedized monolithic construction. Logic inputs 
are compatible with standard CMOS outputs or with 
LSTTL outputs using pull-up resistors. Output drivers 
use low im pedance totem-pole arrangem ent 
designed for low cross-conduction current spike. 
Propagation delays for the two channels are matched 
to simplify use in high frequency application. The 
floating channel can be used to drive a N-channel 
power MOSFET or IGBT in the high side configura­
tion that operates off high voltage rail up to 500 volts.
Applications
■ High frequency switch-mode power supply
■ DC and AC motor drives
■ Electronic lamp ballast
■  Battery charger
■ Induction heating and welding
■ Switching amplifier
Features
■  Floating supply designed for bootstrap operation
— Operating offset range from - 4  to +500V
— dv/dt immunity rated at ±50V/ns
— Quiescent power dissipation of 1.6mW at 15V
■  Wide output operating gate drive supply range 
from 10 to 20V
■  Separate logic supply to interface with logic signal
— Operating supply range from 5 to 20V
— Logic and power ground operating offset 
range from -5  to +5V
■  CMOS Schmitt-triggered inputs with hysteresis 
and pull-down
■  Cycle by cycle edge-triggered shutdown logic
■  Undervoltage lockout with hysteresis for both 
channels
■  Output totem-pole driver designed to drive 
MOS-gated power devices
— Peak current capability at 2A minimum
— Switching time of 25ns typical into 1000pf 
load
■  Matched propagation delay time for both 
channels
— Typical 120ns turn-on delay and 94ns turn-off 
delay
— Maximum rated matching differential of 
±10ns
■  Latch immune CMOS. Withstand > 2A  reverse 
current at I/O pins
Typical Connection Pinout Assignment






























I D  COM
n  rn
For mechanical specifications se e  back  page
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Tj = 25*C Ti = -55  to 
150°C
Symbol Pnram eter Win T/p Max Min Max Units Test Conditions
V|H Logic " I” Input Veils. 3.1 - ~ 33 -
V
Vqd  -  5V
Fig. 4
6.4 — — 6.8 — Vq d  -  10V
9.5 - - 10 - Vqd  -  15V
12.6 — — 133 — VD0  -  20V
V|L Logic “0” Input Voltage — - 1.8 - 1.7 VD0 = 5V
— — 3.8 - a 6 Vqd  *= 10V
— — 6 — 5.7 Vqq  -  15V
— — 83 — 7 3 Vq q  -  20V
VOH High Level Output Voltage, Vgi/^g-VO — 0.7 1.2 — 13 V V|N "  V|H. tO -  0A Fig. 10
VOL Low Level OutpuLVoltage, VO — °-1 0.1 V|N “  V,L. I0  -  0A
'LK Offset Supply LeakageC urrent — ■ — 50 250
/*A
VB -  VS -  500V Fig. 5
'QBS Q uiescent Vq s  Supply Current — 125 230 — 500 V|N -  V|H or V)L Fig. 6
•q c c Q uiescent V ^ c  Supply Current - 180 340 — 600 V|N “  VlH ^  V|(_ Fig. 7
•q d d Q uiescent Vqq Supply Current — 5 30 — • 60 V|N -  V|H or V|i_
'lN + ■Logic "1" Input Bias Current — 15 30 — 70 V,N -  15V Fig. 8
l |N - Logic “0" Input Bias Current — — 1 — 10
§ii2>
VBSUV + Vb s  Supply Undervoltage Positive 
Going Threshold
7.7 a 7 9.7 — —
V
Fig. 9
VBSUV~ Vb s  Supply Undervoltage Negative 
Going Threshold
73 8.3 93 — —
VCCUV + VCC Supply Undervoltage Positive 
Going Threshold
7.6 8.6 9.6 — —
vccu v - VCC Supply Undervoltage Negative 
Going Threshold
7.2 &2 9.2 — —
'0  + Output High Short Circuit Pulsed 
Current
2 — — — —
A
V0 UT “ OV, V|N -  15V, 
PW < -  10 fts
•o- Output Low Short Circuit Pulsed 
Current
2 — — — — V0 UT -  15V. V|N -  OV. 




















APPENDIX 3-2 CALCULATING THE BOOTSTRAP CAPACITOR VALUE
If a voltage source, VCc, is connected across the bootstrap capacitor Cext, the charge 
stored in the capacitor is:
Q=CmVcc (A3-1)
If the capacitor is now connected across the input capacitance of the MOSFET, CioSs, 
the equivalent capacitance value will be:
Cm = Cm +Clm. (A3-2)
The resultant voltage in this case will be:
V = -Q- = -----^ ----- (A3-3)c c +c^eq erf i^oss
To ensure that the resultant voltage is sufficiently large to keep the MOSFET “on”, 
this voltage should be at least twice the threshold level, Vth, of the MOSFET, i.e.
V>2Vm  (A3-4)
Substituting Eq. (A3-4) in Eq. (A3-3) gives:
e > 2 F ra(C ^ + C to ) (A3-5)
Using Eq. (A3-1), a formula for C ^ t can be obtained:
C^lVc c ^2VTHC€xl+2Vm Closs
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C (V — 2V  ^> 2V C'-'ext \ r CC TH' TH i^oss
2V CC >J±TH^ios^_ (A3_6)
V — 2VY CC TH
For example, if Vm  = 4 V, Cioss = 12 nF, VCc = 12 V, then:
2-4-12 ^>  = 24 nF
12-8
Practically, Cext must be well above the calculated value to accommodate for any 
leakage current and any added capacitance from Dj and the previous circuit. An 
acceptable value would be 100 nF for most applications.
Eq. (A3-6) states that using a MOSFET of higher input capacitance and threshold 
voltage, and/or using a lower supply voltage, Vcc, requires higher bootstrap 
capacitor. Also, Eq. (A3-6 ) shows that Cext does not depend on the frequency and 
duty-cycle, as published in [4].
In fact, the frequency and the duty-cycle indirectly affect the operation of the 
converter that uses this method of driving MOSFET’s. The bootstrap capacitor 
charges during the “on” time of the lower MOSFET in half- and full-bridge circuits, 
and during the “off” time in double-ended forward circuits. The voltage across the 
bootstrap capacitor depends, in addition to its capacitance value and the supply 
voltage Vcc, on the time through which the capacitor charges. If this time is short,
i.e. if the duty-cycle is small and/or the frequency is high, there is a tendency that the 
capacitor does not charge to the required value, as is shown practically.
When selecting Cext, a compromise has to be struck between two conflicting 
requirements:
if Cext is too small, it will discharge below 2Vth when Qi is switched “on” and Qi will 
conduct with a high on-state voltage and dissipate extra conduction loss; 
if Cext is too big, then the operation of the converter in which it is used will be delayed 
longer at start-up, as implied by Fig. 3-13.
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APPENDIX (5) EFFECTIVE AND ACTUAL VOLUME OF CORES
A5-1 INTRODUCTION
When the magnetic properties of cores are calculated, the effective parameters are 
used. In this respect, the core is substituted by an ideal toroid such that a coil wound
on that toroid would give exactly the same electrical performance as a coil with the
same number of turns placed on the original core [1].
The effective volume of cores, Ve, is given according to international standards [1] 
by:
v. = l.A . (A5-1)
where: Ve is the effective volume of the core [mm3],
le is the effective magnetic length of the core [mm],
Ae is the effective cross-sectional area of the core [mm2], and
C 2 Cle = ^ r , A e = ±  (A5-2)
'-'2  '“'2
where: Cj is the core constant [mm'1] and
C2 is the core constant [mm'3], and are given by:
C, = . C2 = Z - L  (A5-3)
A A
From Eq’s (A5-1) and (A5-2), Ve can be written as:
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V, = (j h  (A5-4)
2
Always the effective volume of cores is less than the actual volume, Va, due to sharp 
comers that do not contribute to power transfer and only add weight and size to the 
core. Field intensity and flux density are considerably crowded around inside the 
comers and, as a result, these comers saturate quickly [2], Therefore, there is always 
loss in the material composing the core due to these ineffective parts.
The material loss depends on the geometry and complexity of the core. For simple 
shapes, it was found that the ratio of the effective to actual volume ranges between 
(80-96) %. The following sections show how this ratio can be calculated for ring 
(toroid), U- and E-shape cores. The same principle can be applied to any other 
shape.
A5-2 EFFECTIVE AND ACTUAL CORE VOLUME
A5-2-1 Ring Cores of Rectangular Cross-Section with Sharp Corners
Fig. A5-1 shows a ring core with an internal radius, r/, external radius, r2, and 
thickness, h. According to [1], the effective volume can be found as follows:
2  n  2 4;r2
/ =
2 /.log, h2 log, 2 r±c, _ r, r,
C  n A  1 x „ A  1 x2 2n{--------- ) 2 /r(---------)
ri r2 rx r2







r, - r ,
(A5-5)
r  M°ge2 — 
, = Cl -
/zlog,2^-
C.2 __1 1 r, - r ,
'V i (A5-6)
The actual volume of the ring core is:
y„ = ( W  ~nr*)h= tc(r22 - r,2) (A5-8)
2 3 r2 *  \ 2  3 ^22nh(r,r2) log, 2 (7-,r2) log,
r, r,
^  <>2 - r , ) 2nh(r22 - r ,2) (r22 - r , 2)(r2 - r , )
(A5-9)
Eq. (A5-9) shows that the volume ratio depends on rj and r2. Table A5-1 shows the 
volume ratios for three sizes of ring cores [3],
Core type ri [mm] 7*2 [mm] VJVa [%]
RCC 20/7 4.7 10.25 8 6
RCC 31.5/12.5 9.15 16.05 92.5
RCL 58/17.5 20.25 29.35 96.6
Table A5-1 Volume ratios for different ring core sizes
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From Table A5-1 we see that as the size of the ring core increases, the effective 
volume approaches the actual one. The physical interpretation of this is that as the 
core size increases, the curved shape of the core approaches a straight line, and the 
effective length and area, and hence the effective volume, approaches the actual ones.
A5-2-2 U-Core of Rectangular Section and Symmetrical Limbs
First, the individual lengths and areas for U-cores are defined, as shown in Fig. A5-2a 
andb.
h = l3 = 2B, l2 = 2D, l4 = 15 = ^ (p+ h),
A  =A3= P<h A2 =qh, A4 = A5 = A\ + A2 = q(p + h) 2 2
From Eq’s (A5-2), (A5-3) and (A5-4), the effective volume can be found:
r_2B 2D 2n p + h ,3  
pq qh 4 q(P + h)
[2 —  +  —  +
2
4k + 2D ^2 n  p+h 2
2 (P+h)2H A4
p 2 h2 P + h
(A5-10)
The actual volume of U-cores can be given by:
Va =2[A(B + h)q-BDq\
Va =2q[A(B + h ) - B D ] (A5-11)
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U100/57/25 1 0 1 .6 31.7 50.8 25.4 25.4 25.4 93.5
U93/76/30 93 48 37 26 28 30 93.7
U93/52/30 93 24 37 28 28 30 91.4
U30/25/16 32 14.5 12.3 11 9.85 16.25 92.2
Table A5-2 Volume ratio for different U-core sizes
A5-2-3 E-core of rectangular cross-section
First, the individual lengths and areas for E-cores, as shown in Fig. A5-3a and b, are 
defined:
/ , = / , =  B, l2 = D, l4 = f  (p+hX l5 = f-(s  + A)
o o
A, = A, = A, = A. = = ik lU L , A, .  h ± i L  ,  I k lh l
B D B 2 k  p  + h 2 k  s + h 3
y  = £ i_  = _________pq + qh + q s+ 8  q {p + h )+ 8  q(s+h)__________
* C22 B D B 4k  p  + h 4k s + h 2
2 (p q f  + 2 (qh f + 2 (q s f  + T  2  q2(p + h)2 + ~8~ 2q2{s + h f
The actual volume of U-cores is:
v. = 4[y(£ + h)q -  BDq] = 4 q [ j ( B  + h)~ BD] (A5-14)
K
V. 4 ( 5  + A )-5 Z )][4
2  p
D BH — H r- + +  - r^
(A5-15)
h s 2(p.+ h) 2 (s + h)
Table A5-3 shows the volume ratio for three sizes of E-cores [3].
Core type A B D P h s q VJVa
[mm] [mm] [mm] [mm] [mm] [mm] [mm] [%]
E65/32/27 65 2 2 .2 1 1 .1 10.4 1 0 .6 10 27.4 90.2
E47/20/16 46.9 12.4 8.4 7.25 7.2 7.8 15.6 93.2
E30/15/13 30.8 9.7 6.15 5.65 5.5 3.6 1 2 .6 83.3
Table A5-3 Volume ratios for different E-core sizes
a) Top view b) Section A-A
Fig. A5-1 A ring core of rectangular cross-section
a) Cross section b) General view







Fig. A5-3 An E-core of rectangular cross-section
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APPENDIX SIX
Design Equations for Flyback Inverters
J  Np J _ LS Np VDC (min) Ton (max) JN
*(,MX) Va V0 Ns P V0 NS LP
T  ^ S  PC(m in) T  /  a / ,  o  \•*7? (max) — p * ON (max)
Ts ~ R^(max) + ^ ON(max) + kTs =► ^ 7?(max) = (1 ~ ~ O^N(max) (A6-3)
where 7*(max) is the maximum reset time, 7s is the switching period, LP is the primary
winding inductance and k  is a fraction to ensure that the secondary current is reset 
each switching period and may be assumed 0 .2 .
Combining Eq's (A6-1) and (A6-2) gives:
/i iw\T t  __  ^ S  ^ DC(min) rp  w(I -  K)ls -  1 qn(max) “ ~  p  1 ON (max)
T -  fA6  'I)* ON (max)--------77--------- ( O-HJ
I +  jy  rX7(min)
Vo
where N = is the transformer turns ratio.
NP
The instantaneous primary peak current at the end of each switching cycle is:
L  = Vdc1°SL = VdcTQN(^> sm0Jt (A.6-5)
LP LP
The maximum primary peak current:
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j  _  ^DC(min)^ON(max) _  ^DC(min) 0  ( A 6  6 )
L p  Lf (l + A ' - Dg m-i-">)
*0
To find Lp, a formula for the input power may be written in terms of the output 
power and efficiency as follows:
P m = ^ -  (A6-7)
Also, the input power may be written in terms of the input energy as follows:
„ - L  i 2
Pm = l y  2 PP = J ^ - ] [ VD? ^ T°N^ > sin0\2d0 (A6-8)
*■ 0 2^7^ J LP
p  _  WPC(min) T o n  (max) ]  (A6-9)
N  4 TSLP
Combining Eq's (A6-7) and (A6-9) gives:
p _ 7t^ /X7(min)^ QV(max)]  ____ (^1 —_k)T g____  (A6 10)
*TSP0 " 4 Po(_ J _  + ^ ) *
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APPENDIX SEVEN
A7-1 Estimating Voltage-Rise and Current-Fall Times is Switching Circuits
The turn-off energy loss during each switching cycle may be given by Eq. (A7-1) if 
the voltage rise time, T v r ,  and the current fall time, T c f , are theoretically calculated as 
shown in Fig. A7-la. If both times are measured at 10% of the final value, as shown
in Fig. A7-lb, then Eq. (A7-2) is applied. If each time is measured from 10% to
90%, as shown in Fig. A7-lc, then Eq. (A7-3) is applied.
* W >  = \m W n+ T a ,) (A7-1)
* W >  =  y m d ) ( T m  +  Tc f  ) (A7-2)
WQ(aff) = y  m W m  + Tc f )  (A7-3)






Fig. A7-1 Definitions of voltage-rise and current-fall times, a) calculated, b) 



























L.F. Push-pull 200 125 1.5 0.1 0.5 0.8 1 2 3.1 100 8 60 0.45
L.F. Half-Bridge H n 0.4 ii ii ff 2 2.2 5.9 ii 35 150 II
L.F. Full-Bridge ii H ii it it II 1 ii ii ii II II II
H.F. S-E Forward ii ii 0.85 ii ii 0.4 2 4.2 8 ii 11.5 125 II
H.F. D-E Forward ii H 0.4 it ii N 2 2.2 5.9 n 35 150 II
H.F. Push-Pull n ii 1.5 ii n 0.8 1 2 3.1 n 8 60 II
H.F. Half-Bridge it ii 0.4 H ii II 2 2.2 5.9 H 35 150 It
H.F. Full-Bridge ii H n it n If 1 ii ii ii ii ii II
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A7-4 A MATLAB Program to Estimate and Draw Switching and Conduction 
Power Losses in the High-Frequency Full-Bridge Inverter Given in Ch. 7
vmin=125; ma=0.8; eff=0.8; coss=150e-12; po=200; fai=0.45; rd=0.1; rqp=0.4; 
rqs=0.4; vqpo=0; vqso=0; vdo=0.5; qrrr=2.2e-9; idr=5.9; di=le8; tvr=35e-9; n=l; 






n=ns/np; % turns ratio
ip=2*po/(efPma*vmin*cos(fai)); % peak primary current
tcf=ip/di; % maximum current fall time
pqc=vqpo*ip*ma*cos(fai)+8*ma*rqp*ipA2*cos(fai)/(3*pi)+
2 * vqso * ip/(pi * n)+rq s * ip A2/(2 * n A2); % switches cond power loss
pdc=2*vdo*ip/(pi*n)+2*rd*ipA2*ma*
co s(fai)/(3 * nA2 * pi)+rd * ip A2/(4 * nA2); % diode cond power loss
poff^fsw*vmin*ip*(4*tvr+pi*tcf)/(2*pi); % turn-off power loss
ponn=fsw*vmin*(2*ip*qrrr/idr+2.472*ip*
(qnr*ip/(idr*di))A0.5+pi*ipA2/(4*di))/pi; % turn-on power loss
pcoss=2*fsw*cosss|tvminA2; % Coss power loss
p=po/(po+pqc+pdc+poff+ponn+pcoss);
























Axiale Elektrolyt - Kondensatoren 
gepolte Ausfiihrung, rauhe Elektroden,
schaltfest, DIN 41316 u. 45910, Teil 126 EL, EB, EG
Technische Angaben:
Abnahmereststrom
I,. S  0.0015 ■ C ; • Ur + 2 pA (CK in pF, Ufi in V-) fur £  100 V -
U 2  0,015 • Cq - UR + 10 pA (CR in pF, Ur in V-) fur >  100 V -
Abm.: 3,2 x 11 u. 4,5 x 11 (3,5x 7): l,a S  0,002 • CR • UR + 5 pA
(Cr in pF, UR in V-) fur <  100 V - 
gem essen  an Ur bei 20°C nach 5 Min.
Aonanmereststrom siehe auch unter „Allgemeine Angaben".
Verlustfaktor (GroOtwertel
Ur 6,3 10 16 25 40 50 63 100 160 250 350 385 V -
tan 6 0,15 0,12 0,10 0,08 0,07 0,06 0,05 0,04 0,04 0,04 0,04 0,06 50 Hz
tan 6 0,25 0,20 0,16 0,14 0,12 0,10 0,08 0,07 0,07 0,07 0,07 0,10 100 Hz
g em essen  mif 0,5 Ven bei 20°C.
Bei Kap.-Werten uber 1000 pF erhohen sich obige 50 Hz- /  100 Hz-Werte um 
0,01 /  0,02 je 1000 pF.
Fur die Becherdurchm esser 3,2 (3,5) und 4,5 mm gelten die tan 5-W erte nach 
DIN 41332.
Ersatzserienwiderstand Resr in Q • pF (GroSfwerte) RESr =  Tabellenwert
CR
U r 6.3 10 16 25 ( I ? ) 50 63 100 160 250 350 385 V -
Q - 480 380 320 260 225 190 160 130 130 130 130 190 50 Hz
O - 400 320 260 220 0 160 130 110 110 110 110 160 (iOCjHz
bei 20*C; bezogen auf 1 pF.
Bei Kap.-Werten iiber 1000 pF erhohen sich obige 50 Hz- /  100 Hz-Werte um 32 
O • p F je  1000 pF.
Scheinwiderstand (Z) in Q • pF (Grd&twerte) Z =  T i ^ lg ^ e r t  
______________________________________________________ CR
ur 1 kHz/20°C 1 W-tz/-25°C 1 kHz/-40°C 10 kHz/20°C 10 kHz/-2S°C 10 kHz/-40°C
(V) (Q -pF) (Q -p F ) ( Q p F ) (Q -p F ) (Q -p F ) ( Q p F )
6,3 390 1 900 5 0 0 0 220 1 300 4 800
10 330 1 200 3 100 160 1 000 3 500
16 280 880 2 200 130 860 2 400
25 240 630 1 500 90 440 1 200
40 220 470 1 200 75 330 990
50 210 420 1 060 65 270 800
63 195 360 880 55 200 550
100 190 330 770 45 160 500
180 600 2 500 ‘ 120 1 000 5 000
190 1 000 10 000 110 1 000 4 600
210 3 400 14 500 100 1 500 4 600
385 380 17 000 18 000 100 1 800 6 000
Her praktisch erreichbare Senen- und Scheinwiderstand ist durch den ohm schen Anteil der Kontaktverbindungen und der 
'■• !•// derstande nach unten begrenzt. Daher sind errechnete W ede unler 0,05 Q mchl in jedem Fall zu realisieren.
■'echselstrombelastbarkei! in Abhangigkeu von der IJmgebungstem peralur sowie Frequenzabhangigkeit des 
~es siehe unte* .-—sem em e A ngaben”
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APPENDIX ELEVEN
H [  Oe] 0 0.187 0.4 0.6 0.8 1 1.5
Bu [mT] 111.2 200.5 262.1 303.6 332.2 354.1 391.5
5 L[mT] -111.2 0 103.5 183.4 240.6 283.8 352.9
H  [Oe] 2 2.5 3 4 5 6 7
i?t/[mT] 415.6 432.2 444.1 460.6 471.4 479 484.7
Bl [ mT] 392.3 416.6 432.9 453.9 466.9 475.8 482.3
[Oe] 8 9 10 11 9 14 15
£t/[mT] 489.1 492.6 495.5 497.9 500 503.3 504.6
£i[mT] 487.2 491.1 494.3 496.9 499.1 502.6 504.1
App. (11) Major hysteresis loop values as taken from PSPICE V 6.1
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APPENDIX 12-1






sys := \ a L m i j t IS (/)j- V s  + ISO)bR L  
+ (ISO) -  IM(/)) RL = 0,
Lm IM(/)J -  (IS (0  -  IM(r)) RL = 0, IS(0) = 0, 














% plots variations in time constant multipliers for transformer model 
% Ls=a*Lm and Rs=b*RL 
% z= 1 +2a+2b+aA2-2ab+bA2 
% Tau 1 =2aLm/(RL( 1 +a+b+zA. 5 ))











titlefvariation in normalised time-constant with a, where a=Ls/Lm') 
xlabel('a=Ls/Lm')






x2=2 *a./(1+a+b-z.A. 5); 
yl=(b+l)./b; 
y2=a./(l+b); 





CALCULATING THE TIME CONSTANT FOR ESTIMATING THE TIME 
REQUIRED BY AN INDUCTOR OR A TRANSFORMER TO REACH 
STEADY-STATE FLUX CONDITIONS
Fig. A12-2 shows the initial magnetising current for the circuit of Fig. 12-4a, as taken 
from PSPICE using the following parameters:
Ls = 0, R s =  5 Q, iYp= 10, Ns = 4, RL = 10 gQ, A e = 3.68 cm2 and le = 13.9 cm. 
The peak of the magnetising current starts at a high value, Imax, decreasing 
exponentially with a time constant t  to a steady-state value of Iss- t  is the time taken 
by the magnetising current to reach He, or 0.368 of the current between Imax and Iss,
i.e. 0.368/o in Fig. A12-1. Therefore, to find r, the current at t  =  r, i.e. /(/ = r) 
should be calculated as follows:
i(t =  t) — 0.368Io +  Iss
i(t =  t) = 036%(Jmax ~ Iss) +  Iss
i(t = t )  = 0.368I m a x +  0.632Iss (A12-1)
If we draw a horizontal line at i(t=r), it crosses the envelop of the magnetising 
current at point r. The distance from this point to the time origin is the time constant
T.
For Fig. A12-2 if we extend the envelop of the magnetising current to the time origin, 
we get Imax~ 1 A. Since Iss is 462 mA, as seen from the figure, then i(t =  t) =  660 
mA. Drawing a horizontal line at 660 mA gives x~  .22 ms.
One source of errors of this method is how to obtain Im a x ■ Another way of finding r  
without having to find Im a x  is as follows:
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Fig. A12-1 shows the envelop of a similar current waveform, from which we can 
write, after ignoring the offset value Iss'
i(tx) = I0e-tllT (A12-2)
i(t2)= I 0e (A12-3)
Eliminating IQ from Eq’s (A12-2) and (A12-3) gives:
*'(*1) -  e -  i )/r  / a  1 0 _4 \
Taking the natural logarithm of both sides of Eq. (A12-4) gives:





Therefore, it is possible to calculate x using Eq. (A12-6) by taking two current values 
at two different time instants. This method predicts the time constant of any system 
provided that time constant does not vary with time. In fact, in the simulated circuit, 
as time increases, the magnetising inductance, LM, changes and the time constant also 
changes since it is proportional to LM. The maximum time constant can be found at 
the time origin where Lm is high. For Fig. A12-2, time constants of (0.2-0.36) ms 
were found within the time range (0-0.5) ms.
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How r  can be calculated analytically:
As described in Sec. (12-2-1), the time constant of the circuit of Fig. 12-4 may be 
approximated at low a values by r  = L JR S. Rs is given in the application, while LM 
can be calculated from the following formula:
£«  = y - A ( A 1 2 - 7 )
'e
All parameters in Eq. (A12-7) are constant for each design except //r, which is a 
variable non-linear parameter with the flux density, B. Fig. A12-3 shows how fir 
varies during the simulation of Fig. 12-4, where we used the expression dB / dH to 
describe fur From Fig. A12-3 we see that at the beginning of the simulation, /ur 
excursion around its average value is high and equals about 3000. At about 0.22 ms, 
the average value of fir decreases to about 2700. Therefore, the average of the two 
averages was taken for the time constant calculations, i.e.
^  = (3000+2700)/2=2850
is the value used in Eq. A12-7 to calculate LM, from which the time constant r  was 
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B (m T ) 0 25 50 75 100 117 133 150
Mr 3408 3768 4085 4373 4599 4736 4824 4877
B ( mT ) 167 175 183 200 217 225 233 250
Mr 4901 4908 4894 4824 4718 4627 4525 4268
£ (m T ) 267 275 283 300 325 350 358 400
Mr 3930 3680 3472 2905 1796 528 1 1




SOME LOAD CONFIGURATIONS, THE EQUATIONS RELATING IL TO VS, 
AND HOW IT CAN BE IMPLEMENTED IN MATLAB
"►j 1/s  —  
Integrator
/ = c d^t










I = Y- + C —  + - \ v d t
R dt
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V = Rl + L —  + —\ld t , I  = - ( V - L  —  - - \ l d t )






dt ' d t
du/dt
R dt ’ L c









A MATLAB PROGRAM TO DRAW FIG. 14-11


















A MATLAB PROGRAM TO DRAW FIG. 14-13




















.subckt 3 PHASE 1 2 3 4 5 6 7 8 9 1 0 1 1 1 2  params: LP=10 LS=1
♦FIRST TRANSFORMER 
K1 L ll  L21 L31 1 KETD59N67 
L ll  13 2 {LP}
L21 7 8 {LS}
L31 14 0 {LP}
R1 1 13 lm
El 0 100 VALUE={V(17,4)+V(21,6)}
51 100 101 46 0 Sabou 
VS1 14 101 0
G1 2 1 VALUE={I(V1)}
♦SECOND TRANSFORMER 
K2 L12 L22 L32 1 KETD59_N67 
L12 17 4 {LP}
L22 9 10 {LS}
L32 18 0 {LP}
52 3 17 48 0 Sabou
V2 48 0 DC 0 AC 0 PWL 0 0 1.5u 0 1.74u .1 
E3 0 102 VALUE={V(13,2)+V(21,6)}
53 102 103 46 0 Sabou 
VS3 18 103 0
V4 46 0 DC 0 AC 0 PWL 0 0 4.5U 0 5.5U .1 
G2 4 3 VALUE={I(V3)}
♦THIRD TRANSFORMER 
K3 L I3 L23 L33 1 KETD59_N67 
L13 21 6 {LP}
L23 11 12 {LS}
L33 22 0 {LP}
54 5 21 37 0 Sabou
V5 37 0 DC 0 AC 0 PWL 0 0 3.2u 0 3.5u .1 
E5 0 104 VALUE={V(13,2)+V(17,4)}
55 104 105 46 0 Sabou 
VS6 22 105 0




























A GENERAL PROCEDURE FOR FINDING AN EQUIVALENT CIRCUIT 
MODEL FOR ANY THERMAL IMPEDANCE GRAPH
The normalised transient thermal impedance graph of any semiconductor device may 
be modelled using the following equation:
z».(0 = 1 -  - a 2e-"''1- ...-a ne-'l,<* (A15-1)
keeping in mind that ax +a2+...+an =1, where n is number of series-connected 
network branches as shown in Fig. 3-4, r. is the time-constant of the ith branch,
D
rt = RaCa , ai is the coefficient of the exponential terms, ax -  — , and Rg is the
Re
thermal resistance given in data sheets.
The procedure may be performed in two stages; the first is by using MATLAB to get a 
rough idea about the coefficients following trial-and-error method; the second is by 
using curve-fitting software, such as in EASYPLOT. The aim is to get a graph which 
matches as closely as possible the thermal impedance graph given in manufacturer’s 
data sheets.
Stage one: MATLAB:
1. Build a data table from the data sheet relating the normalised transient thermal 
impedance to the pulse width taking as many points as you can. We found it 
convenient to take five point for each decade of the pulse-width scale at points 1, 
2, 3, 6 and 8.
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2. Start with the following equation to match the upper part of the thermal graph,
Initial values for z„ may lie within the range (l-7)s, and for an within the range 
(0.1-0.5).
3. Plot Eq. (A15-2) and the data points of the data table, and try to match the upper 
part of the range (O.l-l)s by changing zn and an accordingly. The lower part of 
the curve, i.e. around 0.1 s, will be left slightly higher than the corresponding data 
points.
4. Use the following equation to match the second part of the thermal curve, (0.01-
0.1)s:
by fixing zn and an , and changing z n_x and an_x. The points around 0.1 s 
should be well matched and the points around 0.01 s are left slightly higher 
than the data points, as in step 3 above.
5. Repeat step 4 by adding more terms to Eq. (A15-3) until all data points have been 
matched. The number of terms, or branches, required to match the thermal 
impedance curve depends on the nature of the given curve.
Stage two: EASYPLOT:
1. Use the final equation you obtained from the first stage to fit the data points, by 
fixing all values you obtained except an_x, an, z n_x and z n, which is left for 
EASYPLOT to solve. Take note of the new values of an_Xi an, zn_x and z n.
2. Fix the new values o f an and z n, and leave an_2 ,an_x, zn_2 and z n_x for 
EASYPLOT to solve.
(0.1-1) s.
1 - a ne-tlT‘ (A15-2)
(A15-3)
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3. Repeat this procedure until all terms have been fitted. You should keep in mind 
that ax +a2+..,+an = 1 is always achieved.
Once a, and r, have been obtained, thermal resistances and capacitances of each 
branch may be found from the following formulae:
S m=a,Rt ,C a = -^-  (A15-4)
Aft
The sum of the individual thermal resistances should, in this case, be equal to the
i=n
thermal resistance, i.e. Rg = ^  Ra .
V DS [V] 0 1.25 2.5 3.75 5 7.5 10 12.5 15 17.5 20
C rss [PF] 4000 2299 1600 1179 990 735 560 465 380 330 290
V d s [ Y ] 22.5 25 27.5 30 32.5 35 37.5 40 42.5 45 50
C rss [pF] 250 223 186 177 149 130 102 98 88 75 37
App. (15-3) Crss variations with Vds  for IRFP450 [4]
V DS[ V ] -20 -5 -4 -3.4 -3.2 -3 -2.8 -2.6 -2.4 -2.2
Cw[nF] 11 10.9 10.7 10.5 10.4 10.3 10.1 10 9.9 9.75
VDS[W] -2 -1.8 -1.6 -1.4 -1.2 -1 -0.9 -0.8 -0.7 -0.6
Crss[nF] 9.6 9.5 9.4 9.3 9.1 8.9 8.7 8.5 8.2 8
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VDS [V] -0.5 -0.4 -0.3 -0.2 -0.1 0 0.1 0.2 0.3 0.4
Crss[nF] 7.7 7.4 7.1 6.7 6.5 6.2 5.6 5.1 4.6 4.1
VDS [V] 0.5 0.6 0.7 0.8 0.9 1 1.2 1.4 1.6 1.8 2
C JnF ] 3.7 3.3 3 2.7 2.4 2.2 1.8 1.6 1.4 1.3 1.3
Vds [V] 2.2 2.4 2.6 2.9 3.3 4 5 6.4 8.6 12 18.5
Crss[nF] 1.2 1.2 1.1 1.1 1 0.9 0.8 0.7 0.6 0.5 0.4
VDS[V\ 20 50 100 200
Crss[nF] 0.385 0.05 0.002 0
App. (15-4) CrSS variations with VDS as measured by precision component analyser
subckt crss 10 100 
El 30 100 (10,100) 1 
VI 30 40 0 
R1 40 60 0.001m 
Cl 60 100 In
HI 50100 VI 1 *dVGDld t
E2 70 100 table (V(10,100) ...} *see App’s (15-6) and (15-7) for C values 
G1 10 100 value = { V(70,100)» V(50,100) } * i = CGD
at
R2 70 100 10G 
.ends
App. (15-5) The netlist for the sub-circuit o f Fig. 15-12
371
VDS[V] -10 -5 -3.2 -2 -1 -0.5 0
CGD[nF] 11 10.9 10.4 9.6 8.9 7.7 6.2
0.5 1 2 4 8.6 20 50 200
3.7 2.2 1.3 0.9 0.6 0.385 0.05 0
App. (15-6) Cgd variations with Vds, as taken from measurements
VDS[V i 0 1.25 2.5 3.75 5 10 15
Cds [nF] 0.98 0.9 0.85 0.8 0.76 0.586 0.409
20 30 40 50 200
0.311 0.207 0.165 0.15 0.02
App. (15-7) CDs  variations with Vds, as talcen from data sheet
Frequency [Hz] 20 100 300 500 800 lk 1.5k 2k
C [nF] 9.4 9.16 8.98 8.88 8.81 8.76 8.7 8.66
Frequency [Hz] 5k 8k 10k 20k 40k 100k 200k 300k
C [nF] 8.57 8.51 8.48 8.42 8.36 8.3 8.3 8.2
(a) bias=zero
Frequency [Hz] 20 100 300 500 800 IK 1.5K 2K
c m 8.9 8.57 8.42 8.35 8.3 8.2 8.17 8.15
Frequency [Hz] 5K 8K 10K 20K 40K 100K 200K 300K
c m 8.07 8.03 8.01 7.97 7.91 7.86 7.8 7.7
(b) bias=20V
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